Idle Channel Noise6
參數(shù)資料
型號(hào)： SI3225PPTX-EVB
廠商： Silicon Laboratories Inc
文件頁(yè)數(shù)： 17/112頁(yè)
文件大小： 0K
描述： BOARD EVAL W/DISCRETE INTERFACE
設(shè)計(jì)資源： Si3225PPTX-EVB Schematics/Layout
標(biāo)準(zhǔn)包裝： 1
系列： ProSLIC®
主要目的： 接口，模擬前端（AFE）
已用 IC / 零件： Si3225
已供物品： 板，CD
Si3220/25 Si3200/02
12
Rev. 1.3
Not
Recommended
fo
r N
ew
D
esi
gn
s
Noise Performance
Idle Channel Noise6
C-Message weighted
—
12
15
dBrnC
Psophometric weighted
—
–78
–75
dBmP
3 kHz flat
—
18
dBrn
PSRR from VDD1 – VDD4
RX and TX, dc to 3.4 kHz
40
—
dB
PSRR from VBAT
RX and TX, dc to 3.4 kHz
60
—
dB
Longitudinal Performance
Longitudinal to Metallic/PCM
Balance (forward or reverse)
200Hz to 1kHz
58
70
—
dB
1kHz to 3.4kHz
53
58
—
dB
Metallic/PCM to Longitudinal
Balance
200 Hz to 3.4 kHz
40
—
dB
Longitudinal Impedance7
200 Hz to 3.4 kHz at TIP or RING
Register-dependent
OBIAS/ABIAS
00 = 4 mA
01 = 8 mA
10 = 12 mA
11 = 16 mA
—
50
25
20
—
Longitudinal Current per Pin7
Active off-hook
200Hz to 3.4kHz
Register-dependent
OBIAS/ABIAS
00 = 4 mA
01 = 8 mA
10 = 12 mA
11 = 16 mA
—
4
8
10
—
mA
Table 5. AC Characteristics (Continued)
(VDD, VDD1 – VDD4 = 3.13 to 5.25 V, TA = 0 to 70 °C for K/F-Grade, –40 to 85 °C for B/G-Grade)
Parameter
Test Condition
Min
Typ
Max
Unit
Notes:
1. The input signal level should be 0 dBm0 for frequencies greater than 100 Hz. For 100 Hz and below, the level should
be –10 dBm0. The output signal magnitude at any other frequency will be smaller than the maximum value specified.
2. Analog signal measured as VTIP – VRING. Assumes ideal line impedance matching.
3. The quantization errors inherent in the /A-law companding process can generate slightly worse gain tracking
performance in the signal range of 3 to –37 dB for signal frequencies that are integer divisors of the 8 kHz PCM
sampling rate.
4. The digital gain block is a linear multiplier that is programmable from –
to +6 dB. The step size in dB varies over the
complete range. See "3.25. Audio Path Processing" on page 70.
5. VDD1 – VDD4 = 3.3 V, VBAT = –52 V, no fuse resistors, RL = 600 , ZS = 600 synthesized using RS register
coefficients.
6. The level of any unwanted tones within the bandwidth of 0 to 4 kHz does not exceed –55 dBm.
7. The OBIAS and ABIAS registers program the dc bias current through the SLIC in the on-hook transmission and off-
hook active conditions, respectively. This per-pin total current setting should be selected so it can accommodate the
sum of the metallic and longitudinal currents through each of the TIP and RING leads for a given application.
相關(guān)PDF資料
PDF描述
LGU2E181MELY CAP ALUM 180UF 250V 20% SNAP
SI3225DCX-EVB DAUGHTER CARD W/DISCRETE INTRFC
SK102M050ST CAP ALUM 1000UF 50V 20% RADIAL
M3TTK-3036J IDC CABLE - MSD30K/MC34G/MSD30K
SI3225DC0-EVB DAUGHTER CARD W/SI3200 INTERFACE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3225-X-FQ 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC
SI3225-X-GQ 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC
SI3226 制造商:SILABS 制造商全稱:SILABS 功能描述:Dual ProSLIC㈢ with DC-DC Controller
SI32260 制造商:SILABS 制造商全稱:SILABS 功能描述:Two complete FXS channels in 8X8 mm Perfroms all BORSCHT functions ldel for short-or long-loop applications
SI32260CBB20SL0EVB 制造商:Silicon Laboratories Inc 功能描述:BOARD EVAL SI32260-C DUAL FXS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*