- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16215 > SI3225PPTX-EVB (Silicon Laboratories Inc)BOARD EVAL W/DISCRETE INTERFACE PDF資料下載
參數(shù)資料
| 型號： | SI3225PPTX-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 62/112頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL W/DISCRETE INTERFACE |
| 設(shè)計資源： | Si3225PPTX-EVB Schematics/Layout |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ProSLIC® |
| 主要目的： | 接口，模擬前端（AFE） |
| 已用 IC / 零件： | Si3225 |
| 已供物品： | 板，CD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當(dāng)前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
Si3220/25 Si3200/02
Rev. 1.3
53
Not
Recommended
fo
r N
ew
D
esi
gn
s
Figure 25. Internal Unbalanced Ringing
To enable unbalanced ringing, set the RINGUNB bit of
the RINGCON register. As with internal balanced
ringing, the unbalanced ringing waveform is generated
by using one of the two on-chip tone generators
provided in the Si3220. The tone generator used to
generate ringing tones is a two-pole resonator with
programmable frequency and amplitude. Since ringing
frequencies are low compared to the audio band
signaling
frequencies,
the
ringing
waveform
is
generated at a 1 kHz rate.
The ringing generator is programmed via the RINGAMP,
RINGFREQ, and RINGPHAS registers. The RINGOF
register is used in to set the dc offset position around
which the RING lead will oscillate. Unbalanced ringing
is centered at –80 V instead of VBAT / 2. Use the ring
offset register (RINGOF, indirect Register 56) to position
the dc offset as desired. The dc offset is set at a dc point
equal to VCM – (–80 V + VOFF), where VOFF is the
value that is input into the RINGOF RAM location.
Positive VOFF values will cause the dc offset point to
move closer to ground (lower dc offset), and negative
VOFF values will have the opposite effect. The dc offset
can be set to any value; however, the ringing signal will
be clipped digitally if the dc offset is set to a value that is
less than half the ringing amplitude. In general, the
following equation must hold true to ensure the battery
voltage is sufficient to provide the desired ringing
amplitude:
|VBATR| > |VRING,PK + (–80 V + VOFF) + VOVRING|
It is possible to create reverse polarity unbalanced
ringing waveforms (the TIP lead oscillates while the
RING lead stays constant) by setting the UNBPOLR bit
of the RINGCON register. In this mode, the polarity of
VOFF must also be reversed (in normal ringing polarity
VOFF is subtracted from –80 V, and in reverse polarity,
ringing VOFF is added to –80 V).
3.14. Ringing Coefficients
The ringing coefficients are calculated in decimals for
sinusoidal and trapezoidal waveforms. The RINGPHAS
and
RINGAMP
hex
values
are
decimal
to
hex
conversions in 16-bit 2’s complement representations
for their respective RAM locations.
To obtain sinusoidal RINGFREQ RAM values, the
RINGFREQ decimal number is converted to a 24-bit 2’s
complement value. The lower 12 bits are placed in
RINGFRLO bits 14:3. RINGFRLO bits 15 and 2:0 are
cleared to 0. The upper 12 bits are set in a similar
manner in RINGFRHI, bits 13:3. RINGFRHI bit 14 is the
sign bit, and RINGFRHI bits 2:0 are cleared to 0.
For
example,
the
register
values
for
RINGFREQ = 0x7EFD9D are as follows:
RINGFRHI = 0x3F78
RINGFRLO = 0x6CE8
To obtain trapezoidal RINGFREQ RAM values, the
RINGFREQ decimal number is converted to an 8-bit, 2’s
complement value. This value is loaded into RINGFRHI.
RINGFRLO is not used.
Figure 26. Trapezoidal Ringing Waveform
3.14.1. Ringing DC Offset Voltage
A dc offset voltage can be added to the Si3220’s ac
ringing waveform by programming the RINGOF RAM
location to the appropriate setting. The value of
RINGOF is calculated as follows:
RING
TIP
V
RING
Si3220
DC Offset
GND
V
TIP
V
RING
VBATR
-80V
V
OVRING
V
CM
DC Offset
V
OFF
V
TIP-RING
V
OFF
t
RISE
T = 1/freq
time
RINGOF
V
OFF
160.8
---------------
2
15
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LGU2E181MELY | CAP ALUM 180UF 250V 20% SNAP |
| SI3225DCX-EVB | DAUGHTER CARD W/DISCRETE INTRFC |
| SK102M050ST | CAP ALUM 1000UF 50V 20% RADIAL |
| M3TTK-3036J | IDC CABLE - MSD30K/MC34G/MSD30K |
| SI3225DC0-EVB | DAUGHTER CARD W/SI3200 INTERFACE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3225-X-FQ | 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC |
| SI3225-X-GQ | 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC |
| SI3226 | 制造商:SILABS 制造商全稱:SILABS 功能描述:Dual ProSLIC㈢ with DC-DC Controller |
| SI32260 | 制造商:SILABS 制造商全稱:SILABS 功能描述:Two complete FXS channels in 8X8 mm Perfroms all BORSCHT functions ldel for short-or long-loop applications |
| SI32260CBB20SL0EVB | 制造商:Silicon Laboratories Inc 功能描述:BOARD EVAL SI32260-C DUAL FXS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。