Table 1. Absolute Maximum Ratings an" />
參數(shù)資料
型號(hào)： SI3225PPTX-EVB
廠商： Silicon Laboratories Inc
文件頁數(shù)： 47/112頁
文件大?。?/td> 0K
描述： BOARD EVAL W/DISCRETE INTERFACE
設(shè)計(jì)資源： Si3225PPTX-EVB Schematics/Layout
標(biāo)準(zhǔn)包裝： 1
系列： ProSLIC®
主要目的： 接口，模擬前端（AFE）
已用 IC / 零件： Si3225
已供物品： 板，CD
Si3220/25 Si3200/02
4
Rev. 1.3
Not
Recommended
fo
r N
ew
D
esi
gn
s
1. Electrical Specifications
Table 1. Absolute Maximum Ratings and Thermal Information1
Parameter
Symbol
Test Condition
Min
Max
Unit
Si3220/Si3225
Supply Voltage
VDD1-
VDD4
–0.5
6.0
V
STIPAC, STIPDC, SRINGAC, SRINGDC Current
–20
+20
mA
Input Current, Digital Pins
IIN
–10
+10
mA
Input Voltage, Digital Pins
VIND
–0.3
VDDD+0.3
V
Analog Ground Differential Voltage
(GND1 to ePad, GND2 to ePad or GND1 to GND2)2
V
GNDA
–50
+50
mV
Digital Ground Differential Voltage
(GND3 to GND4)2
V
GNDD
–50
+50
mV
Si3200
Supply Voltage
VDD
–0.5
6.0
V
High Battery Supply Voltage3
VBATH
Continuous
–104
0.4
V
10 ms
–109
0.4
V
Low Battery Supply Voltage
VBAT,
VBATL
Continuous
VBATH
0.4
V
TIP or RING Voltage
VTIP,
VRING
Continuous
–104
0.4
V
Pulse < 10 us
VBATH–15
0.4
V
Pulse < 4 us
VBATH–35
0.4
V
TIP or RING Current
ITIP, IRING
–100
+100
mA
Si3202
Supply Voltage
VDD
–0.5
6.0
V
Notes:
1. Permanent device damage may occur if the absolute maximum ratings are exceeded, and exposure to absolute
maximum rating conditions for extended periods may affect device reliability. Functional operation should be restricted
to the conditions as specified in the operational sections of this data sheet.
2. The PCB pad placed under the device package must be connected with multiple vias to the PCB ground layer and to
the GND1-GND4 pins via short traces. The TQFP-64 e-Pad must be properly soldered to the PCB pad during PCB
assembly. This type of low-impedance grounding arrangement is necessary to ensure that maximum differentials are
not exceeded under any operating condition in addition to providing thermal dissipation.
3. On Si3200 revision E, the dv/dt of the voltage applied to the VBAT, VBATH, and VBATL pins must be limited to 10 V/s.
4. Operation of the Si3220/Si3225 above 125
C junction temperature may degrade device reliability. The Si3200/Si3202
should be operated at a junction temperature below 140
C for optimal reliability.
5. The thermal resistance of an exposed pad package is assured when the recommended printed circuit board layout
guidelines are followed correctly. The specified performance requires that the exposed pad be soldered to an exposed
copper surface of equal size and that multiple vias are added to enable heat transfer between the top-side copper
surface and a large internal copper ground plane. Refer to “AN55: Dual ProSLIC User Guide” or to the Si3220/3225
evaluation board data sheet for specific layout examples.
相關(guān)PDF資料
PDF描述
LGU2E181MELY CAP ALUM 180UF 250V 20% SNAP
SI3225DCX-EVB DAUGHTER CARD W/DISCRETE INTRFC
SK102M050ST CAP ALUM 1000UF 50V 20% RADIAL
M3TTK-3036J IDC CABLE - MSD30K/MC34G/MSD30K
SI3225DC0-EVB DAUGHTER CARD W/SI3200 INTERFACE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3225-X-FQ 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC
SI3225-X-GQ 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC
SI3226 制造商:SILABS 制造商全稱:SILABS 功能描述:Dual ProSLIC㈢ with DC-DC Controller
SI32260 制造商:SILABS 制造商全稱:SILABS 功能描述:Two complete FXS channels in 8X8 mm Perfroms all BORSCHT functions ldel for short-or long-loop applications
SI32260CBB20SL0EVB 制造商:Silicon Laboratories Inc 功能描述:BOARD EVAL SI32260-C DUAL FXS
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*