- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16215 > SI3225PPTX-EVB (Silicon Laboratories Inc)BOARD EVAL W/DISCRETE INTERFACE PDF資料下載
參數(shù)資料
| 型號(hào)： | SI3225PPTX-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 73/112頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL W/DISCRETE INTERFACE |
| 設(shè)計(jì)資源： | Si3225PPTX-EVB Schematics/Layout |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ProSLIC® |
| 主要目的： | 接口，模擬前端（AFE） |
| 已用 IC / 零件： | Si3225 |
| 已供物品： | 板，CD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當(dāng)前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
Si3220/25 Si3200/02
Rev. 1.3
63
Not
Recommended
fo
r N
ew
D
esi
gn
s
clocks are turned back ON, the IIR filter experiences a
discontinuity in the input signal.
By writing power-down register 124 (decimal) with
0xC0, the clocks to the digital synthesis filter are forced
to be continuously ON at all times, and the TX audio
path is also kept ON so that the IIR filter continues to
run and receive continuous signal samples from the TX
channel no matter what state the SLIC is in.
Register 124 is a protected register, which must be
unlocked, then written, then locked again to prevent
unintended modification of its contents. The sequence
to write register 124 is as follows:
1. 0x2, 0x6, 0xC, 0x0 -> Reg.87 (decimal)
\\unlock protected registers
2. 0xC0 -> Reg.124 (decimal)
\\force HSP (high-speed processing) clocks to ON
3. 0x2, 0x6, 0xC, 0x0 -> Reg.87 (decimal)
\\lock protected registers
To
ensure
proper
device
operation,
the
digital
impedance synthesis coefficients (registers 33-52,
decimal) should be programmed while the LINEFEED
state is set to zero (OPEN) and register 124 is set to
0x80. After loading the digital impedance synthesis
coefficients, register 124 should be set to 0xC0. The
following sequence should always be used to program
the digital impedance synthesis coefficients:
Channel A
1. 0x2, 0x6, 0xC, 0x0
Reg. 87 (decimal) ;unlock
protected registers
2. 0x80
Reg. 124 (decimal) ;disable clock
Channel B
3. 0x80
Reg. 124 (decimal) ;disable clock
Both channels
4. Write registers 331–52 with the digital impedance
synthesis coefficients
Channel A
5. 0xC0
Reg. 124 (decimal) ;enable clock
Channel B
6. 0xC0
Reg. 124 (decimal) ;enable clock
7. 0x2, 0x6, 0xC, 0x0
Reg. 87 (decimal) ;lock
protected registers
During device initialization, steps 1, 5, 6, and 7 should
always be performed even if the digital impedance
synthesis coefficients are not programmed.
3.19. Transhybrid Balance Filter
The Dual ProSLIC devices provide a transhybrid
balance function via a digitally-programmable balance
filter block. (See “H” block in Figure 11.) The Dual
ProSLIC devices implement an 8-tap FIR filter and a
second-order IIR filter, both running at a 16 kHz sample
rate. These two filters combine to form a digital replica
of the reflected signal (echo) from the transmit path
inputs. The user can filter settings on a per-line basis by
loading the desired impedance cancellation coefficients
into the appropriate registers. The Si322x Coefficient
Generator software interface is provided for calculating
the appropriate coefficients for the FIR and IIR filter
blocks.
The transhybrid balance filters can be disabled to
implement loopback diagnostic modes. To disable the
transhybrid balance filter (zero cancellation), set the
HYBDIS bit in the DIGCON register to 1.
Note: The user must enter values into each register location
to ensure correct operation when the hybrid balance
block is enabled.
3.20. Tone Generators
Dual ProSLIC devices have two digital tone generators
that allow a wide variety of single or dual tone frequency
and amplitude combinations that spare the user the
effort of generating the required POTS signaling tones
on the PCM highway. DTMF, FSK (caller ID), call
progress, and other tones can all be generated on-chip.
The tones are sent to the receive or transmit paths.
(See Figure 11 on page 25.)
3.20.1. Tone Generator Architecture
A simplified diagram of the tone generator architecture
is shown in Figure 35. The oscillator, active/inactive
timers, interrupt block, and signal routing block are
connected for flexibility in creating audio signals.
Control and status register bits are placed in the figure
to indicate their association with the tone generator
architecture. The register set for tone generation is
summarized in Table 35.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LGU2E181MELY | CAP ALUM 180UF 250V 20% SNAP |
| SI3225DCX-EVB | DAUGHTER CARD W/DISCRETE INTRFC |
| SK102M050ST | CAP ALUM 1000UF 50V 20% RADIAL |
| M3TTK-3036J | IDC CABLE - MSD30K/MC34G/MSD30K |
| SI3225DC0-EVB | DAUGHTER CARD W/SI3200 INTERFACE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3225-X-FQ | 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC |
| SI3225-X-GQ | 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL PROSLIC㈢ PROGRAMMABLE CMOS SLIC/CODEC |
| SI3226 | 制造商:SILABS 制造商全稱:SILABS 功能描述:Dual ProSLIC㈢ with DC-DC Controller |
| SI32260 | 制造商:SILABS 制造商全稱:SILABS 功能描述:Two complete FXS channels in 8X8 mm Perfroms all BORSCHT functions ldel for short-or long-loop applications |
| SI32260CBB20SL0EVB | 制造商:Silicon Laboratories Inc 功能描述:BOARD EVAL SI32260-C DUAL FXS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。