參數(shù)資料
型號(hào): THS8200PFPG4
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP80
封裝: GREEN, PLASTIC, HTQFP-80
文件頁(yè)數(shù): 10/101頁(yè)
文件大小: 806K
代理商: THS8200PFPG4
4–1
4 Detailed Functional Description
4.1
Data Manager (DMAN)
Table 4–1. Supported Input Formats
INPUT INTERFACE
TIMING CONTROL
SYNCHRONIZATION
30-BIT
20-BIT
10-BIT(1)
16-BIT
15-BIT
EMBEDDED
TIMING
DEDICATED
TIMING
MASTER
SLAVE
[PRESET]
HDTV-SMPTE296M
progressive (720P)
X (4:4:4)
X (4:2:2)
X
[PRESET]
HDTV-SMPTE274M
progressive (1080P)
X (4:4:4)
X (4:2:2)
X
[PRESET]
HDTV-SMPTE274M
progressive (1080I)
X (4:4:4)
X (4:2:2)
X
[GENERIC] HDTV
X (4:4:4)
X (4:2:2)
X
[PRESET]
SDTV-ITU.1358 (525P)
X(2)
X
[PRESET]
SDTV-ITU-R.BT470 (525I)
X(3)
X
[PRESET]
SDTV-ITU-R.BT470 (625I)
X(3)
X
[GENERIC] SDTV
X (4:4:4)
X (4:2:2)
X
[PRESET] VESA
X(4)
X
NOTES:
1. When the device is configured to receive data over a 10-bit interface, the ITU-R.BT656 output bus on the THS8200 can be enabled
via an I2C register bit to send the received data to an external device.
In other DMAN modes, this output should remain off (data_tristate656 register).
2. SMPTE293M-compliant
3. ITU-R.BT656-compliant
4. Because PC graphics data is normally only 8 bits wide, only 3
×8 bits (8 MSBs of each bus) are used. Color space converter bypass
is required for modes with pixel clock > 150 MSPS.
Table 4–1 summarizes all supported video mode configurations.
Each video mode is characterized by three attributes:
Input Interface: Data is accepted over 10-, 20- or 30-bit interface (or 8 ,16, 24 bit interface for 8-bit data
when using 8 MSBs of each input data bus and connecting 2 LSBs to ground). This selection is controlled
by the dman_cntl register.
Timing control: Video timing is either embedded in the data stream or supplied via dedicated timing
signals. In the latter case additional Hsync (HS_IN), Vsync (VS_IN) and FieldID (FID) input signals are
required to synchronize the video data source and THS8200 in the case of slave timing mode. This selection
is controlled by the dtg2_embedded_timing register.
Synchronization: Video timing either is supplied to the device (slave) or the THS8200 requests video data
from the source (master). This selection is controlled by the chip_ms register.
NOTE:
Device
operation
with
combinations
of
settings
for
the
dman_cntl,
dtg2_embedded_timing and chip_ms registers that result in operating modes not marked in
Table 4–1 is not assured. See detailed register map description for actual register settings.
Furthermore, Table 4–1 shows for which modes presets are defined. When in a preset video mode, the
line-type/breakpoint-pairs that define the frame format (see Display Timing Generator, Section 4.7) are
相關(guān)PDF資料
PDF描述
THS8210PFP SPECIALTY CONSUMER CIRCUIT, PQFP80
TK10840MCBX FM, AUDIO DEMODULATOR, PDSO20
TK10840MCMG FM, AUDIO DEMODULATOR, PDSO20
TK10840MCTL FM, AUDIO DEMODULATOR, PDSO20
TK10840MCTR FM, AUDIO DEMODULATOR, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
THS8-38R-D 制造商:Thomas & Betts 功能描述:HEAT SHRINK RING 8AWG 3/8 STUD 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES
THS8-516R-D 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES
THS8-BS-W 制造商:Thomas & Betts 功能描述:HEAT SHRINK BUTT SPLICE 8AWG
THS9 制造商:Apex Tool Group 功能描述:HS-9 9/32 HEX NUTDRIVER
THS9000 制造商:TI 制造商全稱:Texas Instruments 功能描述:50 MHz to 400 MHz CASCADEABLE AMPLIFIER