- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98229 > THS8200PFPG4 (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | THS8200PFPG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| 封裝： | GREEN, PLASTIC, HTQFP-80 |
| 文件頁(yè)數(shù)： | 6/101頁(yè) |
| 文件大小： | 806K |
| 代理商： | THS8200PFPG4 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)
2–3
Table 2–1. Terminal Functions (Continued)
TERMINAL
TYPE
DESCRIPTION
NAME
NO.
TYPE
DESCRIPTION
RCr[9:0]
33–42
I
10-bit video data input port. All 10-bits or the 8 MSB of this port can be connected to the video data source. In
30-bit mode, the R data of RGB or the Cr data of YCbCr should be connected to this port. In the 10- /20-bit
input mode, this port is unused. For some input formats this port is unused.
RESETB
60
I
Software reset pin (active low). The minimum reset duration is 200 ns.
SCL
64
B
Serial clock line of I2C bus interface. Open-collector. Maximum specified clock speed is 400 kHz (fast I2C).
SDA
63
B
Serial data line of I2C bus interface. Open-collector
VDD_DLL
4
PWR
Power supply of clock doubler, nominal 1.8 V
VDD_IO
19, 46, 70
PWR
I/O ring power, 1.8 V or 3.3 V nominal
VS_IN
44
I/O
Vertical source synchronization. In slave timing mode, this is an input from the video data source. In master
timing mode, this is an output to the video data source with programmable timing and polarity, serving as a
vertical data qualification signal to the video source.
VS_OUT
62
O
Vertical sync output (to display). Irrespective of slave/master timing mode configuration, this is always an
output with timing generated by the DTG.
I = input, O = output, B = bidirectional, PWR = power or ground, P = passive
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| THS8210PFP | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| TK10840MCBX | FM, AUDIO DEMODULATOR, PDSO20 |
| TK10840MCMG | FM, AUDIO DEMODULATOR, PDSO20 |
| TK10840MCTL | FM, AUDIO DEMODULATOR, PDSO20 |
| TK10840MCTR | FM, AUDIO DEMODULATOR, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| THS8-38R-D | 制造商:Thomas & Betts 功能描述:HEAT SHRINK RING 8AWG 3/8 STUD 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES |
| THS8-516R-D | 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES |
| THS8-BS-W | 制造商:Thomas & Betts 功能描述:HEAT SHRINK BUTT SPLICE 8AWG |
| THS9 | 制造商:Apex Tool Group 功能描述:HS-9 9/32 HEX NUTDRIVER |
| THS9000 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:50 MHz to 400 MHz CASCADEABLE AMPLIFIER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。