Terminal Functions
79
July 2002 Revised March 2004
SPRS200E
Table 210. Terminal Functions (Continued)
SIGNAL
DESCRIPTION
IPD/
IPU
TYPE
NAME
DESCRIPTION
IPD/
IPU
TYPE
NO.
HOST-PORT INTERFACE (HPI) OR PERIPHERAL COMPONENT INTERCONNECT (PCI) OR EMAC (CONTINUED)
HCNTL1/
PDEVSEL§
P1
I/O/Z
Host control selects between control, address, or data registers (I) [default] or PCI
device select (I/O/Z).
HCNTL0/
PSTOP§
R3
I/O/Z
Host control selects between control, address, or data registers (I) [default] or PCI
stop (I/O/Z)
HHWIL/PTRDY§
N3
I/O/Z
Host half-word select first or second half-word (not necessarily high or low order)
[For HPI16 bus width selection only] (I) [default] or PCI target ready (I/O/Z)
HR/W/PCBE2§
M1
I/O/Z
Host read or write select (I) [default] or PCI command/byte enable 2 (I/O/Z)
HAS/PPAR§
P3
I/O/Z
Host address strobe (I) [default] or PCI parity (I/O/Z)
HCS/PPERR§
R1
I/O/Z
Host chip select (I) [default] or PCI parity error (I/O/Z)
HDS1/PSERR§
R2
I/O/Z
Host data strobe 1 (I) [default] or PCI system error (I/O/Z)
HDS2/PCBE1§
T2
I/O/Z
Host data strobe 2 (I) [default] or PCI command/byte enable 1 (I/O/Z)
HRDY/PIRDY§
N1
I/O/Z
Host ready from DSP to host (O) [default] or PCI initiator ready (I/O/Z).
HD31/AD31/MRCLK§
G1
HD30/AD30/MCRS§
H3
HD29/AD29/MRXER§
G2
HD28/AD28/MRXDV§
J4
HD27/AD27/MRXD3§
H2
Host-port data (I/O/Z) [default] or PCI data-address bus (I/O/Z) or EMAC
HD26/AD26/MRXD2§
J3
Host-port data (I/O/Z) [default] or PCI data-address bus (I/O/Z) or EMAC
transmit/receive or control pins
HD25/AD25/MRXD1§
J1
transmit/receive or control pins
As HPI data bus (PCI_EN pin = 0)
HD24/AD24/MRXD0§
K4
As HPI data bus (PCI_EN pin = 0)
Used for transfer of data, address, and control
HD23/AD23§
K1
Used for transfer of data, address, and control
Host-Port bus width user-configurable at device reset via a 10-k resistor pullup/
pulldown resistor on the HD5 pin:
HD22/AD22/MTCLK§
L4
Host-Port bus width user-configurable at device reset via a 10-k
resistor pullup/
pulldown resistor on the HD5 pin:
HD21/AD21/MCOL§
K2
HD5 pin = 0: HPI operates as an HPI16.
HD20/AD20/MTXEN§
L3
HD5 pin = 0: HPI operates as an HPI16.
(HPI bus is 16 bits wide. HD[15:0] pins are used and the remaining HD[31:16] pins
are reserved pins in the high-impedance state.)
HD19/AD19/MTXD3§
L2
I/O/Z
(HPI bus is 16 bits wide. HD[15:0] pins are used and the remaining HD[31:16] pins
are reserved pins in the high-impedance state.)
HD18/AD18/MTXD2§
M4
I/O/Z
HD5 pin = 1: HPI operates as an HPI32.
HD17/AD17/MTXD1§
M2
HD5 pin = 1: HPI operates as an HPI32.
(HPI bus is 32 bits wide. All HD[31:0] pins are used for host-port operations.)
HD16/AD16/MTXD0§
M3
(HPI bus is 32 bits wide. All HD[31:0] pins are used for host-port operations.)
As PCI data-address bus (PCI_EN pin = 1)
HD15/AD15§
T3
As PCI data-address bus (PCI_EN pin = 1)
Used for transfer of data and address
HD14/AD14§
U1
Used for transfer of data and address
For superset devices like DM642, the HD31/AD31 through HD16/AD16 pins can also
HD13/AD13§
U3
For superset devices like DM642, the HD31/AD31 through HD16/AD16 pins can also
function as EMAC transmit/receive or control pins (when PCI_EN pin = 0; MAC_EN
HD12/AD12§
U2
function as EMAC transmit/receive or control pins (when PCI_EN pin = 0; MAC_EN
pin = 1). For more details on the EMAC pin functions, see the Ethernet MAC (EMAC)
HD11/AD11§
U4
pin = 1). For more details on the EMAC pin functions, see the Ethernet MAC (EMAC)
peripheral section of this table and for more details on how to configure the EMAC pin,
see the device configuration section of this data sheet.
HD10/AD10§
V1
peripheral section of this table and for more details on how to configure the EMAC pin,
see the device configuration section of this data sheet.
HD9/AD9§
V3
HD8/AD8§
V2
HD7/AD7§
W2
HD6/AD6§
W4
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground
IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite
supply rail, a 1-k
resistor should be used.)
§ These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.
ADV
ANCE
INFORMA
TION