參數(shù)資料
型號(hào)： TSB12LV26-EP
英文描述： 672-pin FineLine BGA
中文描述： 軍事增強(qiáng)塑料的OHCI -山貓基于PCI的1394主控制器
文件頁(yè)數(shù)： 20/106頁(yè)
文件大?。?/td> 605K
代理商： TSB12LV26-EP
2
–
4
2.2
2.2.1
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
Configuration Register Definitions
Version Register at 00h
29 30 31
28
0 1 1 1 0 0 0 1 0 0
0
1
0
1
0
1
0
0
1
1
1
0
0
0
1
0
1
0
0
0
0 0
This register uniquely identifies this device to the software. The value is fixed at
7115_38A0
’
h
. This register
is read only.
2.2.2
Data Mover Control Register at 04h
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
B
29 30 31
28
PACKET PER BLOCK
E
H
A
DMACK
D
A
A
D
D
C
D
S
This register controls the Data Mover port and must be set up before using the port. The power-up reset
value of this register =
0000_0000
’
h
BIT
NUMBER
BIT NAME
FUNCTION
DIR
DESCRIPTION
0
–
11
PACKET PER-
BLOCK
Packets per
Block
R/W
Number of packets per block. A packet is the size of the
data payload and is specified as part of the header. The
data mover logic uses this value to deactivate DMDONE.
This field is only used in transmit mode.
12
ENDSWAP
Endian Swap
R/W
Swap endian. When this bit is set, the quadlet formed by
stacking the DM data will be byte reversed, (i.e. the
quadlet formed by fetching doublet AB01 then
‘
CD02
’
will
be 02CD
–
01AB instead of AB01CD02). In byte mode the
quadlet formed by fetching AB, 01, CD, 0 will be
02CD01AB instead of AB01CD02.
13
BYTEMODE
Byte Mode
R/W
Byte mode. When this bit is set the DM port will only look
at DM0
–
DM7. DM8
–
DM15 will be ignored for transmit
and will not be driven on receive. In this mode, the
maximum speed allowed is 200 Mbps.
14
HANDSHK
Handshake
Mode
(CPLynx
Mode)
R/W
Handshake. When this bit is 1 DMREADY and DMDONE
are in strict handshake mode (i.e., TSB12LV31
compatible mode). DMREADY must not be deactivated
until DMDONE activates. When this bit is set to 0,
DMREADY may be deactivated before DMDONE
activates.
15
AUTOUP
Automatic
Address Up-
date
R/W
Automatic update offset address. Valid only for
asynchronous transmit using header insert mode (bit 27
DMHDR set to 1). For write request asynchronous
packets, header quadlet 2 contains the destination offset
low address for the write. When this bit is set, header
quadlet 2 will be updated by the value of the payload size
(rounded up to the nearest quadlet boundary).
16
–
20
DMACK
DM
Acknowledge
R
DM acknowledge. This is the ack received from the
receiving node. This is updated only when the transfer is
from the DM port.
21
RESERVED
RESERVED
22
–
23
SPEED
DM Speed
Code
R/W
Speed code. This is valid for isochronous transmit and
asynchronous transmit through the DM port. The DM
logic uses this field to specify to the Phy the speed of the
isochronous transfer.
相關(guān)PDF資料
PDF描述
TSB12LV22PZP OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB12LV26PZ OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB14AA1 FPGA (Field-Programmable Gate Array)
TSB14AA1I FPGA (Field-Programmable Gate Array)
TSB14AA1T FPGA (Field-Programmable Gate Array)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB12LV26IPZT 功能描述:1394 接口集成電路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 類(lèi)型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV26IPZTEP 制造商:Texas Instruments 功能描述:1394 I-TEMP OHCI-LYNX PCI-BASED IEEE 1394 HOST CONTROLLER - Rail/Tube
TSB12LV26PZ 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB12LV26PZT 功能描述:1394 接口集成電路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 類(lèi)型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV26PZTG4 功能描述:1394 接口集成電路 OHCI-Lynx PCI-Based IEEE1394 Host Cntrlr RoHS:否 制造商:Texas Instruments 類(lèi)型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*