參數(shù)資料
型號: TSB12LV26-EP
英文描述: 672-pin FineLine BGA
中文描述: 軍事增強(qiáng)塑料的OHCI -山貓基于PCI的1394主控制器
文件頁數(shù): 52/106頁
文件大?。?/td> 605K
代理商: TSB12LV26-EP
3
15
Number
SLLA021.pdf
ENDIANNESS AND THE TSB12LV41 (MPEG2LYNX) MICROPROCESSOR
INTERFACE
for a detailed description of endianness.
The pin settings for all the swapping operation are shown in Table 3
3. Note that in performing the byte
swapping operation in the little-endian mode, only the two least significant bits of the 32-bit address inside
are involved. This is because there is a total of four bytes associated with the swapping operation.
Table 3
3. Endian Swapping Operation
LENDIAN
M8BIT/SIZ0
MDINV
DESCRIPTION
0
X
X
Big endian mode, no manipulation on byte address and data bytes
1
1
(8-bits wide)
1
Little endian data invariance mode, swap the low order 2 bit address:
External low order 2-bit address Internal low order 2-bit address
Byte Address 00
Byte Address 01
Byte Address 00
Byte Address 11
Little endian data invariance mode, swap the low order 2 bit address:
External low order 2-bit address Internal low order 2-bit address
Word Address 00
Word Address 10
16-bit little endian address invariance mode, swap data between MD[0:7] and
MD[8:15].
Byte Address 11
Byte Address 10
Byte Address 11
Byte Address 00
1
01
(16-bits wide)
1
Word Address 10
Word Address 00
1
1
0
1
1
0
8-bit little endian address invariance mode, no manipulation on byte address
and data bytes.
Since the TSB12LV32
s microprocessor interface is either 8 bits or 16 bits wide, but the internal configuration
registers are 32 bits wide, a byte stacking (for writes) and a byte unstacking (for reads) operation must be
performed on the data bus. For little endian processors, the TSB12LV32 can perform the swapping of bytes
on the data bus required to allow both the processor and the TSB12LV42 to interpret the data the same.
There are two methods of swapping the data bytes, address invariant and data invariant. Both of these
methods are described below.
NOTE:
For the host processor to work correctly with the TSB12LV32, users
must
correctly
connect the address and data busses of their microprocessor to the TSB12LV32
s
microprocessor port. Users must connect the MSB (most significant bit) of their
address/data bus to the address/data MSB of the TSB12LV32. This must be done
regardless of bit number labeling or which type of endianness their microprocessor
uses.
3.3.5.2
Figure 3
17 shows a little endian data invariant system design example. In this system, the actual value of
the data as it was stored in the processor
s memory is preserved. Data invariant designs do not preserve
the addresses when mapping between endian domains. If the data represents an integer, it is interpreted
the same by both systems. If the data represents a string, an array, or some other type of byte indexed
structure, it is interpreted differently by both systems.
Data Invariant System Design
相關(guān)PDF資料
PDF描述
TSB12LV22PZP OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB12LV26PZ OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB14AA1 FPGA (Field-Programmable Gate Array)
TSB14AA1I FPGA (Field-Programmable Gate Array)
TSB14AA1T FPGA (Field-Programmable Gate Array)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB12LV26IPZT 功能描述:1394 接口集成電路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV26IPZTEP 制造商:Texas Instruments 功能描述:1394 I-TEMP OHCI-LYNX PCI-BASED IEEE 1394 HOST CONTROLLER - Rail/Tube
TSB12LV26PZ 制造商:TI 制造商全稱:Texas Instruments 功能描述:OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
TSB12LV26PZT 功能描述:1394 接口集成電路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB12LV26PZTG4 功能描述:1394 接口集成電路 OHCI-Lynx PCI-Based IEEE1394 Host Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray