- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361790 > W6692ACF ISDN LINE INTERFACE|BASIC|CMOS|QFP|100PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | W6692ACF |
| 英文描述： | ISDN LINE INTERFACE|BASIC|CMOS|QFP|100PIN|PLASTIC |
| 中文描述： | 綜合業(yè)務(wù)數(shù)字網(wǎng)線接口|基本|的CMOS | QFP封裝| 100引腳|塑料 |
| 文件頁(yè)數(shù)： | 10/101頁(yè) |
| 文件大?。?/td> | 851K |
| 代理商： | W6692ACF |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)
W6692A
- 10 -
4. PIN DESCRIPTION
TABLE 4.1 PIN DESCRIPTIONS
Notation
: The suffix
"
#
"
indicates an active LOW signal. In Intel or Motorola bus mode, all
unspecified pins must be left unconnected.
PIN
NAME
PIN
NUMBER
TYP.
FUNCTIONS
PCI Mode (Enabled when CLK toggles)
84
I
PCI Mode
: PCI Clock. All other PCI signals, except
RST#, INTA# are sampled on the rising edge of CLK.
According to PCI 2.1/2.2 specification, CLK is stable at
least 100
μ
S (Trst-clk) before deassertion of RST#.
Intel Bus Mode
: Must be pulled to HIGH.
Motorola Bus Mode
: Must be pulled to LOW.
CLK
AD31-AD0
85, 86, 87, 90,
91, 92, 93, 94,
97, 98, 99, 100,
7, 8, 9, 10, 23,
24, 25, 30, 33,
34, 35, 36, 38,
39, 40, 41, 44,
45, 46, 47
I/O
Address and Data are multiplexed on the same PCI
pins. During the address phase, AD31-0 contains a 32-
bit physical address. During the data phase, AD7-AD0
contains the least significant byte and AD31-AD24
contain the most significant byte.
C/BE3#-
C/BE0#
95, 11, 22, 37
I
Bus command and Byte Enables.
During the address phase of a transaction, they define
the bus command.
During data phase, they are used as Byte Enables.
PAR
21
I/O
Parity is even parity across AD31-AD0 and C/BE3#-
C/BE0#.
FRAME#
12
I
FRAME# is asserted to indicate a bus transaction is
beginning.
TRDY#
14
O
Target Ready indicates W6692A is able to complete
the current data phase of the transaction.
IRDY#
13
I
Initiator Ready indicates the bus master
′
s ability to
complete the current data phase of the transaction.
STOP#
18
O
Stop indicates W6692A is requesting the master to
stop the current transaction.
DEVSEL#
15
O
Device Select indicates W6692A has decoded itself as
the target of the current access.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W6694A | TE Mode S/T Controller with USB 1.1 Interface |
| W6694CD | USB Bus ISDN S/T-Controller |
| W7020 | Telecommunication IC |
| W722 | Controller Miscellaneous - Datasheet Reference |
| W72963APOLLOELITE | BEWEGUNGSMELDER IR REICHW 12M |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W6694 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:USB Bus ISDN S/T-Controller |
| W6694A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TE Mode S/T Controller with USB 1.1 Interface |
| W6694CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:USB Bus ISDN S/T-Controller |
| W66ARX-18 | 制造商:Magnecraft 功能描述: |
| W66MAF185X | 制造商:Panasonic Industrial Company 功能描述:CRT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。