參數(shù)資料
型號: XC3SD1800A-4CSG484LI
廠商: Xilinx Inc
文件頁數(shù): 33/101頁
文件大?。?/td> 0K
描述: IC FPGA SPARTAN 3 DSP 484CSGBGA
標準包裝: 84
系列: Spartan®-3A DSP
LAB/CLB數(shù): 4160
邏輯元件/單元數(shù): 37440
RAM 位總計: 1548288
輸入/輸出數(shù): 309
門數(shù): 1800000
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 484-FBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 484-CSPBGA
Spartan-3A DSP FPGA Family: DC and Switching Characteristics
DS610 (v3.0) October 4, 2010
Product Specification
37
LVCMOS12
Slow
2
40
4
–25
6
–18
Fast
2
31
4
–13
6
–9
QuietIO
2
55
4
–36
6
–36
PCI33_3
16
PCI66_3
–13
HSTL_I
–20
HSTL_III
–8
HSTL_I_18
17
HSTL_II_18
–5
HSTL_III_18
10
8
SSTL18_I
7
15
SSTL18_II
–9
SSTL2_I
18
SSTL2_II
–9
SSTL3_I
8
10
SSTL3_II
6
7
Table 28: Recommended Simultaneously Switching
Outputs per VCCO/GND Pair (VCCAUX =3.3V) (Cont’d)
Signal Standard
(IOSTANDARD)
Package Type
CS484, FG676
Top, Bottom
(Banks 0, 2)
Left, Right
(Banks 1, 3)
Differential Standards (Number of I/O Pairs or Channels)
LVDS_25
22
LVDS_33
27
BLVDS_25
4
MINI_LVDS_25
22
MINI_LVDS_33
27
LVPECL_25
Inputs Only
LVPECL_33
Inputs Only
RSDS_25
22
RSDS_33
27
TMDS_33
27
PPDS_25
22
PPDS_33
27
DIFF_HSTL_I_18
8
DIFF_HSTL_II_18
–2
DIFF_HSTL_III_18
5
4
DIFF_HSTL_I
–10
DIFF_HSTL_III
–4
DIFF_SSTL18_I
3
7
DIFF_SSTL18_II
–4
DIFF_SSTL2_I
9
DIFF_SSTL2_II
–4
DIFF_SSTL3_I
4
5
DIFF_SSTL3_II
3
Notes:
1.
Not all I/O standards are supported on all I/O banks. The left and
right banks (I/O banks 1 and 3) support higher output drive
current than the top and bottom banks (I/O banks 0 and 2).
Similarly, true differential output standards, such as LVDS,
RSDS, PPDS, miniLVDS, and TMDS, are only supported in top
or bottom banks (I/O banks 0 and 2). Refer to UG331: Spartan-3
Generation FPGA User Guide for additional information.
2.
The numbers in this table are recommendations that assume
sound board lay out practice. This table assumes the following
parasitic factors: combined PCB trace and land inductance per
VCCO and GND pin of 1.0 nH, receiver capacitive load of 15 pF.
Test limits are the VIL/VIH voltage limits for the respective I/O
standard.
3.
If more than one signal standard is assigned to the I/Os of a
given bank, refer to XAPP689: Managing Ground Bounce in
Large FPGAs for information on how to perform weighted
average SSO calculations.
Table 28: Recommended Simultaneously Switching
Outputs per VCCO/GND Pair (VCCAUX =3.3V) (Cont’d)
Signal Standard
(IOSTANDARD)
Package Type
CS484, FG676
Top, Bottom
(Banks 0, 2)
Left, Right
(Banks 1, 3)
相關(guān)PDF資料
PDF描述
XC3SD3400A-4FGG676I SPARTAN-3ADSP FPGA 3400K 676FBGA
XC4036XLA-09HQ240C IC FPGA C 2.5V 288 I/O 240HQFP
XC4062XL-09HQ240C IC FPGA C-TEMP 3.3V 240-HQFP
XC4085XL-3BG560I IC FPGA I-TEMP 3.3V 3SPD 560MBGA
XC4VLX100-10FFG1513C IC FPGA VIRTEX-4 100K 1513-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3SD1800A-4FG676C 制造商:Xilinx 功能描述:FPGA SPARTAN-3A 1.8M GATES 37440 CELLS 667MHZ 1.2V 676FBGA - Trays 制造商:Xilinx 功能描述:IC FPGA 519 I/O 676FBGA 制造商:Xilinx 功能描述:SPARTAN-3ADSP FPGA 1800K 676FBGA
XC3SD1800A-4FG676I 功能描述:SPARTAN-3ADSP FPGA 1800K 676FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A DSP 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XC3SD1800A-4FGG676C 功能描述:SPARTAN-3ADSP FPGA 1800K 676FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A DSP 標準包裝:24 系列:ECP2 LAB/CLB數(shù):1500 邏輯元件/單元數(shù):12000 RAM 位總計:226304 輸入/輸出數(shù):131 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28)
XC3SD1800A-4FGG676CES 制造商:Xilinx 功能描述:
XC3SD1800A-4FGG676I 功能描述:SPARTAN-3ADSP FPGA 1800K 676FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A DSP 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)