- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9996 > XRT83L34IV (Exar Corporation)IC LIU T1/E1/J1 QUAD 128TQFP PDF資料下載
參數(shù)資料
| 型號： | XRT83L34IV |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 19/99頁 |
| 文件大小： | 0K |
| 描述： | IC LIU T1/E1/J1 QUAD 128TQFP |
| 標(biāo)準(zhǔn)包裝： | 72 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動器/接收器數(shù)： | 4/4 |
| 規(guī)程： | T1，E1，J1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP |
| 供應(yīng)商設(shè)備封裝： | 128-TQFP（14x20） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
XRT83L34
xr
REV. 1.0.1
QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
23
EQC4
EQC3
EQC2
EQC1
EQC0
A[4]
A[3]
A[2]
A[1]
A[0]
59
60
61
62
63
59
60
61
62
63
I
Equalizer Control Input 4 - Hardware Mode
This pin together with EQC[3:0] are used for controlling the transmit pulse
shaping, transmit line build-out (LBO), receive monitoring and also to select
T1, E1 or J1 Modes of operation. See Table 4 for description of Transmit
Equalizer Control bits.
Equalizer Control Input 3
Equalizer Control Input 2
Equalizer Control Input 1
Equalizer Control Input 0
NOTES:
1.
In Hardware mode all transmit channels share the same pulse
setting controls function.
2.
All channels of an XRT83L34 must operate at the same clock rate,
either the T1, E1 or J1 modes.
Microprocessor Address bits [4:0] - Host Mode
NOTE: Internally pulled “Low” with a 50k
resistor for all channels.
RXTSEL
110
I
Receiver Termination Select
In Hardware mode, when this pin is “Low” the receive line termination is
determined only by the external resistor. When “High”, the receive termina-
tion is realized by internal resistors or the combination of internal and exter-
nal resistors. These conditions are described in the table below.
NOTE: In Hardware mode all channels share the same RXTSEL control
function.
In Host mode, the RXTSEL_n bits in the channel control registers deter-
mines if the receiver termination is external or internal. However the function
of RXTSEL can be transferred to the Hardware pin by setting the TERCNTL
bit (bit 4) to “1” in the register 66 address hex 0x42.
NOTE: Internally pulled “Low” with a 50k
resistor.
TXTSEL
111
I
Transmit Termination Select - Hardware Mode
When this pin is “Low” the transmit line termination is determined only by an
external resistor. When “High”, the transmit termination is realized only by
the internal resistor.
NOTES:
1.
This pin is internally pulled "Low" with a 50k
resistor.
2.
In Hardware Mode all channels share the same TXTSEL control
function.
SIGNAL NAME
PIN #TYPE
DESCRIPTION
RXTSEL
RX Termination
0
1
External
Internal
TXTSEL
TX Termination
0
1
External
Internal
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27508E10F98SC | CONN RCPT 6POS BOX MNT W/SCKT |
| VI-21W-MX-F1 | CONVERTER MOD DC/DC 5.5V 75W |
| MS27468T15A97P | CONN RCPT 12POS JAM NUT W/PINS |
| MS27508E10B98SB | CONN RCPT 6POS BOX MNT W/SCKT |
| IDT72V243L7-5BCI | IC FIFO 2048X18 7-5NS 100BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT83L34IV-F | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT83L34IVTR | 功能描述:外圍驅(qū)動器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT83L34IVTR-F | 功能描述:外圍驅(qū)動器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT83L38 | 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83L38_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。