- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9996 > XRT83L34IV (Exar Corporation)IC LIU T1/E1/J1 QUAD 128TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT83L34IV |
| 廠商： | Exar Corporation |
| 文件頁(yè)數(shù)： | 6/99頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU T1/E1/J1 QUAD 128TQFP |
| 標(biāo)準(zhǔn)包裝： | 72 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動(dòng)器/接收器數(shù)： | 4/4 |
| 規(guī)程： | T1，E1，J1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP |
| 供應(yīng)商設(shè)備封裝： | 128-TQFP（14x20） |
| 包裝： | 托盤 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)
XRT83L34
xr
REV. 1.0.1
QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
11
TNEG_0/
CODES_0
TNEG_1/
CODES_1
TNEG_2/
CODES_2
TNEG_3/
CODES_3
3
126
105
100
I
Transmitter Negative-Polarity Data Input/Line Code Select Input:
The exact function of this input pin depends upon the following.
Whether the XRT83L34 device has been configured to operate in
the Single-Rail or Dual Mode
Whether the XRT83L34 device has been configure to operate in the
HOST or Hardware Mode, as described below
Dual-Rail Mode Operation - Transmit Negative-Polarity Data Input -
TNEG_n:
For Dual-Rail Applications, the System-Side Terminal Equipment should apply
the "negative-polarity" portion of the outbound DS1/E1 data-stream to this
input pin. Likewise, the System-Side Terminal Equipment should also apply
the "positive-polarity" portion of the outbound DS1/E1 data-stream to the
TPOS_n input pin.
The Transmit Section of Channel n will sample this input pin (along with
TPOS_n) upon the "user-selected" edge of TCLK_n. The Transmit Section of
Channel n will generate a "negative-polarity" pulse (via the outbound DS1/E1
line signal) anytime it samples this input pin at a logic "HIGH" level. The
Transmit Section of Channel n will NOT generate a "negative-polarity" pulse
(via the outbound DS1/E1 line signal) anytime it samples this input pin at a
logic LOW" level.
Single-Rail Mode Operation - Line Code Select Input/NO FUNCTION:
If the XRT83L34 device has been configured to operate in the Single-Rail
Mode, then the exact function of this input pin depends upon whether the chip
has been configured to operate in the HOST or Hardware Mode, as described
below.
HOST Mode Operation - NO FUNCTION:
If the XRT83L34 device has been configured to operate in both the HOST
Mode, and Single-Rail Modes, then this input pin has no function. Since this
input pin has an internal pull-down resistor, the user can either leave this pin
floating, or he/she can tie this pin to GND.
Hardware Mode Operation - Line Code Select Input pin - CODES_n:
If the XRT83L34 device has been configured to operate in both the Hardware
and Single-Rail Modes, then this input pin permits the user to configure a
given channel to enable or disable the HDB3/B8ZS Encoder and Decoder
blocks as described below.
If the user enables the HDB3/B8ZS Encoder and Decoder blocks then the
Channel will support the HDB3 line code (for E1 applications) and the B8ZS
line code (for T1 applications).
If the user disables the HDB3/B8ZS Encoder and Decoder blocks, then the
Channel will support the AMI line code (for either T1 and E1 applications).
LOW - Enables the HDB3/B8ZS Encoder and Decoder blocks within Channel
n.
HIGH - Disables the HDB3/B8ZS Encoder and Decoder blocks within Channel
n.
NOTE: Internally pulled “Low” with a 50k
resistor for channel _n
SIGNAL NAME
PIN #TYPE
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27508E10F98SC | CONN RCPT 6POS BOX MNT W/SCKT |
| VI-21W-MX-F1 | CONVERTER MOD DC/DC 5.5V 75W |
| MS27468T15A97P | CONN RCPT 12POS JAM NUT W/PINS |
| MS27508E10B98SB | CONN RCPT 6POS BOX MNT W/SCKT |
| IDT72V243L7-5BCI | IC FIFO 2048X18 7-5NS 100BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT83L34IV-F | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT83L34IVTR | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT83L34IVTR-F | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT83L38 | 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
| XRT83L38_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。