![](http://datasheet.mmic.net.cn/230000/79RC32438-200BB_datasheet_15568909/79RC32438-200BB_47.png)
IDT RC32438 Device Overview
Pin Description
79RC32438 User Reference Manual
1 - 17
November 4, 2002
Notes
GPIO[27]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: PCIREQN[5]
Alternate function: PCI Request 5
GPIO[28]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: PCIGNTN[5]
Alternate function: PCI Grant 5
GPIO[29]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: IPBMTRIGINP
Alternate function: IPBus Monitor Trigger Input
GPIO[30]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: PCIMUINTN
Alternate function: PCI Messaging unit interrupt output
GPIO[31]
I/O
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
SPI Interface
SCK
I/O
Serial Clock
. This signal is used as the serial clock output in SPI mode and in
PCI satellite mode with suspended CPU execution during PCI serial EEPROM
loading. This pin may be used as a bit input/output port.
SDI
I/O
Serial Data Input
. This signal is used to shift in serial data in SPI mode and in
PCI satellite mode with suspended CPU execution during PCI serial EEPROM
loading. This pin may be used as a bit input/output port.
SDO
I/O
Serial Data Output
. This signal is used shift out serial data in SPI mode and in
PCI satellite mode with suspended CPU execution during PCI serial EEPROM
loading. This pin may be used as a bit input/output port.
I
2
C Bus Interface
SCL
I/O
I
2
C Clock.
I
2
C-bus clock.
SDA
I/O
I
2
C Data Bus.
I
2
C-bus data bus.
Ethernet Interfaces
MII0CL
I
Ethernet 0 MII Collision Detected.
This signal is asserted by the ethernet PHY
when a collision is detected.
MII0CRS
I
Ethernet 0 MII Carrier Sense.
This signal is asserted by the ethernet PHY
when either the transmit or receive medium is not idle.
MII0RXCLK
I
Ethernet 0 MII Receive Clock.
This clock is a continuous clock that provides a
timing reference for the reception of data.
MII0RXD[3:0]
I
Ethernet 0 MII Receive Data.
This nibble wide data bus contains the data
received by the ethernet PHY.
MII0RXDV
I
Ethernet 0 MII Receive Data Valid.
The assertion of this signal indicates that
valid receive data is in the MII receive data bus.
MII0RXER
I
Ethernet 0 MII Receive Error.
The assertion of this signal indicates that an
error was detected somewhere in the ethernet frame currently being sent in the
MII receive data bus.
Signal
Type
Name/Description
Table 1.1 Pin Description (Part 7 of 9)