Intel
82801BA ICH2 Datasheet
A-1
I/O Register Index
I/O Register Index
A
Table A-1. ICH2 Fixed I/O Registers
Register Name
Port
EDS Section and Location
Channel 0 DMA Base & Current
Address Register
00h
Section 9.2.1, “DMABASE_CA—DMA Base and Current
Address Registers” on page 9-24
Channel 0 DMA Base & Current
Count Register
01h
Section 9.2.2, “DMABASE_CC—DMA Base and Current
Count Registers” on page 9-25
Channel 1 DMA Base & Current
Address Register
02h
Section 9.2.1, “DMABASE_CA—DMA Base and Current
Address Registers” on page 9-24
Channel 1 DMA Base & Current
Count Register
03h
Section 9.2.2, “DMABASE_CC—DMA Base and Current
Count Registers” on page 9-25
Channel 2 DMA Base & Current
Address Register
04h
Section 9.2.1, “DMABASE_CA—DMA Base and Current
Address Registers” on page 9-24
Channel 2 DMA Base & Current
Count Register
05h
Section 9.2.2, “DMABASE_CC—DMA Base and Current
Count Registers” on page 9-25
Channel 3 DMA Base & Current
Address Register
06h
Section 9.2.1, “DMABASE_CA—DMA Base and Current
Address Registers” on page 9-24
Channel 3 DMA Base & Current
Count Register
07h
Section 9.2.2, “DMABASE_CC—DMA Base and Current
Count Registers” on page 9-25
Channel 0–3 DMA Command
Register
Channel 0–3 DMA Status Register
08h
Section 9.2.4, “DMACMD—DMA Command Register”
on page 9-26
Section 9.2.5, “DMASTS—DMA Status Register” on
page 9-26
Channel 0–3 DMA Write Single
Mask Register
0Ah
Section 9.2.6, “DMA_WRSMSK—DMA Write Single
Mask Register” on page 9-27
Channel 0–3 DMA Channel Mode
Register
0Bh
Section 9.2.7, “DMACH_MODE—DMA Channel Mode
Register” on page 9-27
Channel 0–3 DMA Clear Byte
Pointer Register
0Ch
Section 9.2.8, “DMA Clear Byte Pointer Register” on
page 9-28
Channel 0–3 DMA Master Clear
Register
0Dh
Section 9.2.9, “DMA Master Clear Register” on
page 9-28
Channel 0–3 DMA Clear Mask
Register
0Eh
Section 9.2.10, “DMA_CLMSK—DMA Clear Mask
Register” on page 9-28
Channel 0–3 DMA Write All Mask
Register
0Fh
Section 9.2.11, “DMA_WRMSK—DMA Write All Mask
Register” on page 9-29
Aliased at 00h–0Fh
10h–1Fh
Master PIC ICW1 Init. Cmd Word 1
Register
Master PIC OCW2 Op Ctrl Word 2
Register
Master PIC OCW3 Op Ctrl Word 3
Register
20h
Section 9.4.2, “ICW1—Initialization Command Word 1
Register” on page 9-34
Section 9.4.8, “OCW2—Operational Control Word 2
Register” on page 9-37
Section 9.4.9, “OCW3—Operational Control Word 3
Register” on page 9-38
Powered by ICminer.com Electronic-Library Service CopyRight 2003