LPC Interface Bridge Registers (D31:F0)
9-82
Intel
82801BA ICH2 Datasheet
NOTES:
1. All GPIOs default to their alternate function.
2. All inputs are sticky. The status bit will remain set as long as the input was asserted for 2 clocks. GPIs are
sampled on PCI clocks in S0/S1. GPIs are sampled on RTC clocks in S3/S4/S5.
3. GPIO[7:6,4:3,1:0] are 5V tolerant, and all GPIs can be routed to cause an SCI or SMI#
4. If GPIO_USE_SEL bit 1 is set to 1 and GEN_CNT bit 25 is also set to 1 then REQ/GNT[5]# is enabled. See
Section 9.1.22
.
GPIO[13]
Input
Only
Unmuxed
Resume
Input active status read from GPE1_STS register bit 13.
Input active high/low set through GPI_INV register bit 13.
GPIO[14:15]
N/A
N/A
N/A
Not Implemented
GPIO[16]
Output
Only
GNT[A]#
Core
Output controlled via GP_LVL register bit 16.
TTL driver output
GPIO[17]
Output
Only
GNT[B]# or
GNT[5]#
Core
Output controlled via GP_LVL register bit 17.
TTL driver output
GPIO[18:19]
Output
Only
Unmuxed
Core
Output controlled via GP_LVL register bits [18:19].
TTL driver output
GPIO[20]
Output
Only
Unmuxed
Core
Output controlled via GP_LVL register bit 20.
TTL driver output
GPIO[21]
Output
Only
Unmuxed
Core
This GPO defaults high.
Output controlled via GP_LVL register bit 21.
TTL driver output
GPIO[22]
Output
Only
Unmuxed
Core
Output controlled via GP_LVL register bit [22].
Open-drain output
GPIO[23]
Output
Only
Unmuxed
Core
Output controlled via GP_LVL register bit [23].
TTL driver output
GPIO[24]
Input /
Output
Unmuxed
Resume
Input active status read from GP_LVL register bit 24.
Output controlled via GP_LVL register bit 24.
TTL driver output
GPIO[25]
Input /
Output
Unmuxed
Resume
Blink enabled via GPO_BLINK register bit 25.
Input active status read from GP_LVL register bit 25
Output controlled via GP_LVL register bit 25.
TTL driver output
GPIO[26]
N/A
N/A
N/A
Not implemented
GPIO[27:28]
Input /
Output
Unmuxed
Resume
Input active status read from GP_LVL register bits [27:28]
Output controlled via GP_LVL register bits [27:28]
TTL driver output
GPIO[29:31]
N/A
N/A
N/A
Not implemented
Table 9-12. Summary of GPIO Implementation (Continued)
GPIO
Type
Alternate
Function
(Note 1)
Power
Well
Notes
Powered by ICminer.com Electronic-Library Service CopyRight 2003