I/O Register Index
A-8
Intel
82801BA ICH2 Datasheet
BMIDE I/O Registers at BM_BASE + Offset
BM_BASE is set at Section 10.1.7, “BM_BASE—Bus Master Base Address Register (IDE—D31:F1)” on
page 10-4
Command Register Primary
00h
Section 10.2.1, “BMIC[P,S]—Bus Master IDE
Command Register” on page 10-11
Status Register Primary
02h
Section 10.2.2, “BMIS[P,S]—Bus Master IDE Status
Register” on page 10-12
Descriptor Table Pointer Primary
04h–07h
Section 10.2.3, “BMID[P,S]—Bus Master IDE
Descriptor Table Pointer Register” on page 10-12
Command Register Secondary
08h
Section 10.2.1, “BMIC[P,S]—Bus Master IDE
Command Register” on page 10-11
Status Register Secondary
0Ah
Section 10.2.2, “BMIS[P,S]—Bus Master IDE Status
Register” on page 10-12
Descriptor Table Pointer Secondary
0Ch–0Fh
Section 10.2.3, “BMID[P,S]—Bus Master IDE
Descriptor Table Pointer Register” on page 10-12
USB I/O Registers at Base Address + Offset
USB Base Address is set at Section 11.1.9, “BASE—Base Address Register (USB—D31:F2/F4)” on
page 11-4
USB Command Register
00h–01h
Section 11.2.1, “USBCMD—USB Command Register”
on page 11-8
USB Status Register
02h–03h
Section 11.2.2, “USBSTA—USB Status Register” on
page 11-11
USB Interrupt Enable
04h–05h
Section 11.2.3, “USBINTR—Interrupt Enable
Register” on page 11-12
USB Frame Number
06h–07h
Section 11.2.4, “FRNUM—Frame Number Register”
on page 11-12
USB Frame List Base Address
08h–0Bh
Section 11.2.5, “FRBASEADD—Frame List Base
Address” on page 11-13
USB Start of Frame Modify
0Ch
Section 11.2.6, “SOFMOD—Start of Frame Modify
Register” on page 11-13
Port 0, 2 Status/Control
10h–11h
Section 11.2.7, “PORTSC[0,1]—Port Status and
Control Register” on page 11-14
Port 1, 3 Status/Control
12h–13h
Section 11.2.7, “PORTSC[0,1]—Port Status and
Control Register” on page 11-14
Loop Back Test Data
18h
SMBus I/O Registers at SMB_BASE + Offset
SMB_BASE is set at Section 12.1.7, “SMB_BASE—SMBus Base Address Register (SMBUS—D31:F3)” on
page 12-3
Host Status
00h
Section 12.2.1, “HST_STS—Host Status Register” on
page 12-6
Host Control
02h
Section 12.2.2, “HST_CNT—Host Control Register”
on page 12-7
Host Command
03h
Section 12.2.3, “HST_CMD—Host Command
Register” on page 12-8
Transmit Slave Address
04h
Section 12.2.4, “XMIT_SLVA—Transmit Slave
Address Register” on page 12-8
Host Data 0
05h
Section 12.2.5, “HST_D0—Data 0 Register” on
page 12-8
Host Data 1
06h
Section 12.2.6, “HST_D1—Data 1 Register” on
page 12-8
Table A-2. ICH2 Variable I/O Registers (Continued)
Register Name
Offset
EDS Section and Location
Powered by ICminer.com Electronic-Library Service CopyRight 2003