參數(shù)資料
型號(hào): ADSP-21489KSWZ-4B
廠商: Analog Devices Inc
文件頁(yè)數(shù): 30/68頁(yè)
文件大?。?/td> 0K
描述: IC CCD SIGNAL PROCESSOR 176LQFP
標(biāo)準(zhǔn)包裝: 1
系列: SHARC®
類型: 浮點(diǎn)
接口: EBI/EMI,DAI,I²C,SPI,SPORT,UART/USART
時(shí)鐘速率: 400MHz
非易失內(nèi)存: 外部
芯片上RAM: 5Mb
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.10V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 176-LQFP 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 176-LQFP-EP(24x24)
包裝: 托盤(pán)
Rev. B
|
Page 36 of 68
|
March 2013
Serial Ports
In slave transmitter mode and master receiver mode, the maxi-
mum serial port frequency is fPCLK/8. In master transmitter
mode and slave receiver mode, the maximum serial port clock
frequency is fPCLK/4. To determine whether communication is
possible between two devices at clock speed n, the following
specifications must be confirmed: 1) frame sync delay and frame
sync setup and hold; 2) data delay and data setup and hold; and
3) SCLK width.
Serial port signals (SCLK, frame sync, Data Channel A, Data
Channel B) are routed to the DAI_P20–1 pins using the SRU.
Therefore, the timing specifications provided below are valid at
the DAI_P20–1 pins.
Table 34. Serial Ports—External Clock
Parameter
Min
Max
Unit
Timing Requirements
tSFSE
1
Frame Sync Setup Before SCLK
(Externally Generated Frame Sync in either Transmit or Receive
Mode)
2.5
ns
tHFSE
1
Frame Sync Hold After SCLK
(Externally Generated Frame Sync in either Transmit or Receive
Mode)
2.5
ns
tSDRE
1
Receive Data Setup Before Receive SCLK
1.9
ns
tHDRE
1
Receive Data Hold After SCLK
2.5
ns
tSCLKW
SCLK Width
(tPCLK × 4) ÷ 2 – 1.5
ns
tSCLK
SCLK Period
tPCLK × 4
ns
Switching Characteristics
tDFSE
2
Frame Sync Delay After SCLK
(Internally Generated Frame Sync in either Transmit or Receive Mode)
10.25
ns
tHOFSE
2
Frame Sync Hold After SCLK
(Internally Generated Frame Sync in either Transmit or Receive Mode)
2
ns
tDDTE
2
Transmit Data Delay After Transmit SCLK
9
ns
tHDTE
2
Transmit Data Hold After Transmit SCLK
2
ns
1 Referenced to sample edge.
2 Referenced to drive edge.
Table 35. Serial Ports—Internal Clock
Parameter
Min
Max
Unit
Timing Requirements
tSFSI
1
Frame Sync Setup Before SCLK
(Externally Generated Frame Sync in either Transmit or Receive Mode)
7
ns
tHFSI
1
Frame Sync Hold After SCLK
(Externally Generated Frame Sync in either Transmit or Receive Mode)
2.5
ns
tSDRI
1
Receive Data Setup Before SCLK
7
ns
tHDRI
1
Receive Data Hold After SCLK
2.5
ns
Switching Characteristics
tDFSI
2
Frame Sync Delay After SCLK (Internally Generated Frame Sync in Transmit Mode)
4
ns
tHOFSI
2
Frame Sync Hold After SCLK (Internally Generated Frame Sync in Transmit Mode)
–1
ns
tDFSIR
2
Frame Sync Delay After SCLK (Internally Generated Frame Sync in Receive Mode)
9.75
ns
tHOFSIR
2
Frame Sync Hold After SCLK (Internally Generated Frame Sync in Receive Mode)
–1
ns
tDDTI
2
Transmit Data Delay After SCLK
3.25
ns
tHDTI
2
Transmit Data Hold After SCLK
–2
ns
tSCKLIW
Transmit or Receive SCLK Width
2 × tPCLK – 1.5
2 × tPCLK + 1.5 ns
1 Referenced to the sample edge.
2 Referenced to drive edge.
相關(guān)PDF資料
PDF描述
MEV3S0515SC CONV DC/DC 3W 5V IN 15V OUT SIP
HSM28DSAI CONN EDGECARD 56POS R/A .156 SLD
MAX31855NASA+T IC CONV THERMOCOUPLE-DGTL 8SOIC
ADSP-2189MKSTZ-300 IC DSP CONTROLLER 16BIT 100-LQFP
VI-B1N-CX-B1 CONVERTER MOD DC/DC 18.5V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21489KSWZ-5B 制造商:Analog Devices 功能描述:450 MHZ SHARC W/ STATIC VOLTAG 制造商:Analog Devices 功能描述:450 MHZ SHARC W/ STATIC VOLTAGE SCALING - Trays 制造商:Analog Devices 功能描述:Digital Signal Processors & Controllers - DSP, DSC High Perf 4th Generation 制造商:Analog Devices 功能描述:450 MHz SHARC w/ Static Voltage Scaling
ADSP-21489KSWZENGA 制造商:Analog Devices 功能描述:SHARC PROCESSOR - Trays
ADSP-21532S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ADSP-21532S: Blackfin? DSP Preliminary Data Sheet (Rev. PrD. 3/03)
ADSP21532SBBCENG 制造商:Analog Devices 功能描述:
ADSP-21532SBCA-300 制造商:Analog Devices 功能描述: