- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19468 > ADSP-21489KSWZ-4B (Analog Devices Inc)IC CCD SIGNAL PROCESSOR 176LQFP PDF資料下載
參數(shù)資料
| 型號： | ADSP-21489KSWZ-4B |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/68頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CCD SIGNAL PROCESSOR 176LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點(diǎn) |
| 接口： | EBI/EMI，DAI，I²C，SPI，SPORT，UART/USART |
| 時鐘速率： | 400MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 5Mb |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.10V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 176-LQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 176-LQFP-EP（24x24） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
Rev. B
|
Page 15 of 68
|
March 2013
SDRAS
O/T (ipu)
High-Z/
driven high
SDRAM Row Address Strobe. Connect to SDRAM’s RAS pin. In conjunction with other
SDRAM command pins, defines the operation for the SDRAM to perform.
SDCAS
O/T (ipu)
High-Z/
driven high
SDRAM Column Address Select. Connect to SDRAM’s CAS pin. In conjunction with
other SDRAM command pins, defines the operation for the SDRAM to perform.
SDWE
O/T (ipu)
High-Z/
driven high
SDRAM Write Enable. Connect to SDRAM’s WE or W buffer pin. In conjunction with
other SDRAM command pins, defines the operation for the SDRAM to perform.
SDCKE
O/T (ipu)
High-Z/
driven high
SDRAM Clock Enable. Connect to SDRAM’s CKE pin. Enables and disables the CLK
signal. For details, see the data sheet supplied with the SDRAM device.
SDA10
O/T (ipu)
High-Z/
driven high
SDRAM A10 Pin. Enables applications to refresh an SDRAM in parallel with non-SDRAM
accesses. This pin replaces the DSP’s ADDR10 pin only during SDRAM accesses.
SDDQM
O/T (ipu)
High-Z/
driven high
DQM Data Mask. SDRAM Input mask signal for write accesses and output mask signal
for read accesses. Input data is masked when DQM is sampled high during a write cycle.
The SDRAM output buffers are placed in a High-Z state when DQM is sampled high
during a read cycle. SDDQM is driven high from reset de-assertion until SDRAM initial-
ization completes. Afterwards it is driven low irrespective of whether any SDRAM
accesses occur or not.
SDCLK
O/T (ipd)
High-Z/
driving
SDRAM Clock Output. Clock driver for this pin differs from all other clock drivers. See
Figure 41 on Page 55. For models in the 100-lead package, the SDRAM interface should
be disabled to avoid unnecessary power switching by setting the DSDCTL bit in SDCTL
register. For more information, see the ADSP-214xx SHARC Processor Hardware Reference.
DAI _P20–1
I/O/T (ipu)
High-Z
Digital Applications Interface. These pins provide the physical interface to the DAI
SRU. The DAI SRU configuration registers define the combination of on-chip audio-
centric peripheral inputs or outputs connected to the pin and to the pin’s output enable.
The configuration registers of these peripherals then determines the exact behavior of
the pin. Any input or output signal present in the DAI SRU may be routed to any of these
pins.
DPI _P14–1
I/O/T (ipu)
High-Z
Digital Peripheral Interface. These pins provide the physical interface to the DPI SRU.
The DPI SRU configuration registers define the combination of on-chip peripheral
inputs or outputs connected to the pin and to the pin’s output enable. The configu-
ration registers of these peripherals then determines the exact behavior of the pin. Any
input or output signal present in the DPI SRU may be routed to any of these pins.
WDT_CLKIN
I
Watchdog Timer Clock Input. This pin should be pulled low when not used.
WDT_CLKO
O
Watchdog Resonator Pad Output.
WDTRSTO
O (ipu)
Watchdog Timer Reset Out.
THD_P
I
Thermal Diode Anode. When not used, this pin can be left floating.
THD_M
O
Thermal Diode Cathode. When not used, this pin can be left floating.
Table 11. Pin Descriptions (Continued)
Name
Type
State
During/
After Reset
Description
The following symbols appear in the Type column of this table: A = asynchronous, I = input, O = output, S = synchronous, A/D = active drive,
O/D = open drain, and T = three-state, ipd = internal pull-down resistor, ipu = internal pull-up resistor.
The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic
levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot
be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between 26 kΩ–63 kΩ. The
range of an ipd resistor can be between 31 kΩ–85kΩ. The three-state voltage of ipu pads will not reach to the full VDD_EXT level; at typical
conditions the voltage is in the range of 2.3 V to 2.7 V.
In this table, all pins are LVTTL compliant with the exception of the thermal diode pins.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MEV3S0515SC | CONV DC/DC 3W 5V IN 15V OUT SIP |
| HSM28DSAI | CONN EDGECARD 56POS R/A .156 SLD |
| MAX31855NASA+T | IC CONV THERMOCOUPLE-DGTL 8SOIC |
| ADSP-2189MKSTZ-300 | IC DSP CONTROLLER 16BIT 100-LQFP |
| VI-B1N-CX-B1 | CONVERTER MOD DC/DC 18.5V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21489KSWZ-5B | 制造商:Analog Devices 功能描述:450 MHZ SHARC W/ STATIC VOLTAG 制造商:Analog Devices 功能描述:450 MHZ SHARC W/ STATIC VOLTAGE SCALING - Trays 制造商:Analog Devices 功能描述:Digital Signal Processors & Controllers - DSP, DSC High Perf 4th Generation 制造商:Analog Devices 功能描述:450 MHz SHARC w/ Static Voltage Scaling |
| ADSP-21489KSWZENGA | 制造商:Analog Devices 功能描述:SHARC PROCESSOR - Trays |
| ADSP-21532S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ADSP-21532S: Blackfin? DSP Preliminary Data Sheet (Rev. PrD. 3/03) |
| ADSP21532SBBCENG | 制造商:Analog Devices 功能描述: |
| ADSP-21532SBCA-300 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。