參數(shù)資料
型號(hào)： DSP1620
英文描述： TVS 400W 6.0V BIDIRECT SMA
中文描述： 澄清，串行I /設(shè)備的DSP1620/27/28/29 O控制注冊(cè)說明
文件頁數(shù)： 44/114頁
文件大小： 804K
代理商： DSP1620
Preliminary Data Sheet
February 1997
DSP1628 Digital Signal Processor
42
Lucent Technologies Inc.
4 Hardware Architecture
(continued)
Power Management Examples Without the PLL
The following examples show the more significant options for reducing the power dissipation. These are valid only
if the
pllc
register is set to disable and deselect the PLL (PLLEN = 0, PLLSEL = 0).
Standard Sleep Mode.
This is the standard sleep mode. While the processor is clocked with a high-speed clock,
CKI, the
alf
register's AWAIT bit is set. Peripheral units may be turned off to further reduce the sleep power.
powerc
= 0X00F0
sleep:a0 = 0x8000
do 1 {
alf = a0
nop
}
nop
nop
cont: . . .
powerc
= 0x0
/* Turn off peripherals, core running with CKI */
/* Set
alf
register in cache loop if running from */
/* external memory with >1 wait state */
/* Stop internal processor clock, interrupt circuits */
/* active */
/* Needed for bedtime execution. Only sleep power */
/* consumed here until.... interrupt wakes up the device */
/* User code executes here */
/* Turn peripheral units back on */
Sleep with Slow Internal Clock.
In this case, the ring oscillator is selected to clock the processor before the device
is put to sleep. This will reduce the power dissipation while waiting for an interrupt to continue program execution.
powerc
= 0x40F0
2*nop
sleep:a0 = 0x8000
do 1 {
alf = a0
nop
}
nop
nop
cont: . . .
powerc
= 0x00F0
2*nop
powerc
= 0x0000
/* Turn off peripherals and select slow clock */
/* Wait for it to take effect */
/* Set
alf
register in cache loop if running from */
/* external memory with >1 wait state */
/* Stop internal processor clock, interrupt circuits */
/* active */
/* Needed for bedtime execution. Reduced sleep power */
/* consumed here.... Interrupt wakes up the device */
/* User code executes here */
/* Select high-speed clock */
/* Wait for it to take effect */
/* Turn peripheral units back on */
Note that, in this case, the wake-up latency is determined by the period of the ring oscillator clock.
Sleep with Slow Internal Clock and Small-Signal Disabled.
If the target device contains the small-signal clock
option, the clock input circuitry can be powered down to further reduce power. In this case, the slow clock must be
selected first.
powerc
= 0x40F0
2*nop
powerc
= 0xC0F0
sleep:a0 = 0x8000
do 1 {
alf = a0
nop
}
nop
nop
powerc
= 0x40F0
call xtlwait
cont:
powerc
= 0x00F0
2*nop
powerc
= 0x0000
/* Turn off peripherals and select slow clock */
/* Wait for it to take effect */
/* Turn off the small-signal input buffer */
/* Set
alf
register in cache loop if running from */
/* external memory with >1 wait state */
/* Stop internal processor clock, interrupt circuits */
/* active */
/* Needed for bedtime execution. Reduced sleep power */
/* consumed here.... Interrupt wakes up the device */
/* Clear XTLOFF, reenable small-signal */
/* Wait until small-signal is stable */
/* Select high-speed clock */
/* Wait for it to take effect */
/* Turn peripheral units back on */
Note that, in this case, the wake-up latency is dominated by the small-signal start-up period.
相關(guān)PDF資料
PDF描述
DSP1628 TVS 400W 60V BIDIRECT SMA
DSP16210 TVS 400W 6.5V UNIDIRECT SMA
DSP1627 TVS 400W 6.5V BIDIRECT SMA
DSP1629 TVS 400W 64V UNIDIRECT SMA
DSP16410C TVS 400W 7.0V UNIDIRECT SMA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP16210 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP16210 Digital Signal Processor
DSP1627 制造商:AGERE 制造商全稱:AGERE 功能描述:DSP1627 Digital Signal Processor
DSP1627F32K10IR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC
DSP1627F32K10IT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC
DSP1627F32K11I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*