- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377000 > DSP1627 TVS 400W 6.5V BIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP1627 |
| 英文描述： | TVS 400W 6.5V BIDIRECT SMA |
| 中文描述： | DSP1627數(shù)字信號(hào)處理器 |
| 文件頁數(shù)： | 43/154頁 |
| 文件大?。?/td> | 2365K |
| 代理商： | DSP1627 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁
Data Sheet
March 2000
DSP1627 Digital Signal Processor
Lucent Technologies Inc.
43
5 Software Architecture
(continued)
Cache Instructions
Cache instructions require one word of program memory. The
do
instruction executes in one instruction cycle, and
the
redo
instruction executes in two instruction cycles. (If PC points to external memory, add programmed wait-
states.) Control instructions and long immediate values cannot be stored inside the cache. The instruction formats
are as follows:
I
do K {
I
instr1
I
instr2
I
.
I
.
I
.
I
instrN
I
}
I
redo K
The assembly-language statement, do
cloop
(or redo
cloop
), is used to specify that the number of iterations is to be taken from the
cloop
register. K is encoded as 0 in the instruction encoding to select
cloop
.
When the cache is used to execute a block of instructions, the cycle timings of the instructions are as follows:
1. In the first pass, the instructions are fetched from program memory and the cycle times are the normal out-of-
cache values, except for the last instruction in the block of NI instructions. This instruction executes in two cycles.
2. During pass two through pass K – 1, each instruction is fetched from cache and the in-cache timings apply.
3. During the last (Kth) pass, the block of instructions is fetched from cache and the in-cache timings apply, except
that the timing of the last instruction is the same as if it were out-of-cache.
4. If any of the instructions access external memory, programmed wait-states must be added to the cycle counts.
The
redo
instruction treats the instructions currently in the cache memory as another loop to be executed K times.
Using the
redo
instruction, instructions are reexecuted from the cache without reloading the cache.
The number of iterations, K, for a
do
or
redo
can be set at run time by first moving the number of iterations into the
cloop
register (7 bits unsigned), and then issuing the do
cloop
or redo
cloop
. At the completion of the loop, the
value of
cloop
is decremented to 0; hence,
cloop
needs to be written before each
do cloop
or
redo cloop
.
Table 20. Replacement Table for Cache Instructions
Replace
Instruction
Encoding
cloop
Meaning
K
Number of times the instructions are to be executed taken from bits 0—6 of the
cloop
register.
Number of times the instructions to be executed is encoded in the instruction.
1 to 15 instructions can be included.
1 to 127
1 to 15
N
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
| DSP16410 | 16-bit fixed point DSP with Flash |
| DSP25-16AR | Phase-leg Rectifier Diode |
| DSP25 | Phase-leg Rectifier Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP1627F32K10IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K11I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| DSP1627F32K11IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
| DSP1627F32K11IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|QFP|100PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。