- 您現(xiàn)在的位置：買賣IC網 > PDF目錄16522 > EVAL-ADAU1781Z (Analog Devices Inc)BOARD EVAL FOR ADAU1781 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADAU1781Z |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 63/92頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADAU1781 |
| 標準包裝： | 1 |
| 系列： | SigmaDSP® |
| 主要目的： | 音頻編解碼器 |
| 嵌入式： | 是，DSP |
| 已用 IC / 零件： | ADAU1781 |
| 主要屬性： | 立體聲，24 位，8 ~ 96 kHz 采樣率，GUI 工具 |
| 次要屬性： | * |
| 已供物品： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁當前第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
ADAU1781
Rev. B | Page 66 of 92
Register 16409 (0x4019), ADC Control
Bit 6, Invert Input Polarity
This bit enables an optional polarity inverter in the ADC path,
which is an amplifier with a gain of 1, representing a 180°
phase shift.
Bit 5, High-Pass Filter Select
This bit enables an optional high-pass filter in the ADC path,
with a cutoff frequency of 2 Hz when fS = 48 kHz. The cutoff
frequency scales linearly with fS.
Bit 4, Digital Microphone Data Polarity Swap
This bit inverts the polarity of valid data states for the digital
microphone data stream. A typical PDM microphone can drive
its data output pin either high or low, not both. This bit must be
configured accordingly to recognize a valid output state of the
microphone. The default is negative, meaning that a digital
logic low signal is recognized by the ADAU1781 as a pulse in
the PDM signal.
Bit 3, Digital Microphone Channel Swap
This bit allows the left and right channels of the digital microphone
input to swap. Standard mode is the left channel on the rising
edge and the right channel on the falling edge. Swapped mode is
the right channel on the rising edge and the left channel on the
falling edge.
Bit 2, Digital Microphone Input Select
This bit must be enabled to use the digital microphone inputs.
When this bit is asserted, the on-chip ADCs are off, BCLK is
the master at 128 × fS, and ADC_SDATA is expected to have the
left and right channels interleaved. This bit must be disabled to
use the ADCs.
Bits[1:0], ADC Enable
These bits must be configured to use the ADCs. ADC channels
can be enabled or disabled individually.
Table 50. ADC Control Register
Bits
Description
Default
7
Reserved
6
Invert input polarity
0
0: normal
1: inverted
5
High-pass filter select
0
0: disabled
1: enabled
4
Digital microphone data polarity swap
0
0: negative
1: positive
3
Digital microphone channel swap
0
0: standard mode
1: swapped mode
2
Digital microphone input select
0
0: digital microphone input off
1: select digital microphone input, ADCs off
[1:0]
ADC enable
00
00: both off
01: left on
10: right on
11: both on
相關PDF資料 |
PDF描述 |
|---|---|
| MCP1316T-46BE/OT | IC SPRVSR SMPL RSET 4.6V SOT23-5 |
| EBM28DTBN-S189 | CONN EDGECARD 56POS R/A .156 SLD |
| 6374110-4 | C/A SM, LC TO LC 4METER |
| EBM28DTBH-S189 | CONN EDGECARD 56POS R/A .156 SLD |
| VI-J0F-EZ-S | CONVERTER MOD DC/DC 72V 25W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADAU1962AZ | 制造商:Analog Devices 功能描述:EVAL BOARD FOR ADAU1962A - Boxed Product (Development Kits) 制造商:Analog Devices 功能描述:Eval Board for ADAU1962A |
| EVAL-ADAU1966AZ | 制造商:Analog Devices 功能描述:EVAL BOARD FOR ADAU1962A - Boxed Product (Development Kits) |
| EVAL-ADAU1966Z | 功能描述:BOARD EVAL FOR ADAU1966 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉換器 (DAC) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-ADAU1966Z | 制造商:Analog Devices 功能描述:ADAU1966, DAC, SIGMA DELTA, SPI, I2C, EV |
| EVAL-ADAU1978Z | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Analog-to-Digital Converter (ADC) |
發(fā)布緊急采購，3分鐘左右您將得到回復。