參數(shù)資料
型號: EVAL-ADAU1781Z
廠商: Analog Devices Inc
文件頁數(shù): 87/92頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR ADAU1781
標準包裝: 1
系列: SigmaDSP®
主要目的: 音頻編解碼器
嵌入式: 是,DSP
已用 IC / 零件: ADAU1781
主要屬性: 立體聲,24 位,8 ~ 96 kHz 采樣率,GUI 工具
次要屬性: *
已供物品: *
ADAU1781
Rev. B | Page 88 of 92
Register 16628 (0x40F4), Serial Data/GPIO Pin
Configuration
Bits[3:0], GPIO[0:3]
The serial data/GPIO pin configuration register controls the
functionality of the serial data port pins. If the bits in this
register are set to 1, then the GPIO[0:3] pins become GPIO
interfaces to the SigmaDSP core. If these bits are set to 0, they
remain LRCLK, BCLK, or serial port data pins, respectively.
Register 16630 (0x40F6), SigmaDSP Core Run
Bit 0, SigmaDSP Core Run
This bit, in conjunction with the SigmaDSP core frame rate,
initiates audio processing in the SigmaDSP core. When this bit is
enabled, the program counter begins to increment when a new
frame of audio data is input to the SigmaDSP core. When this bit is
disabled, the SigmaDSP core goes into standby mode.
Before going into standby mode, the following sequence must
be performed:
1. Set the SigmaDSP core frame rate in Register 16619 to
0x7F (none).
2. Wait 3 ms.
3. Set the SigmaDSP core run bit in Register 16630 to 0x00.
When reenabling the SigmaDSP core run bit, the following
sequence must be followed:
1. Set the SigmaDSP core frame rate in Register 16619 to an
appropriate value.
2. Set the SigmaDSP core run bit in Register 16630 to 0x01.
Register 16632 (0x40F8), Serial Port Sampling Rate
Bits[2:0], Serial Port Control Sampling Rate
These bits set the serial port sampling rate as a function of the
audio sampling rate, fS. In most applications, the serial port
sampling rate, SigmaDSP core sampling rate, and ADC and
DAC sampling rates should be equal.
Table 80. Serial Data/GPIO Pin Configuration Register
Bits
Description
Default
[7:4]
Reserved
3
GPIO0
0
0: LRCLK
1: GPIO enabled
2
GPIO1
0
0: BCLK
1: GPIO enabled
1
GPIO2
0
0: serial data output
1: GPIO enabled
0
GPIO3
0
0: serial data input
1: GPIO enabled
Table 81. SigmaDSP Core Run Register
Bits
Description
Default
[7:1]
Reserved
0
SigmaDSP core run
0
0: SigmaDSP core standby
1: run the SigmaDSP core
Table 82. Serial Port Sampling Rate Register
Bits
Description
Default
[7:3]
Reserved
[2:0]
Serial port control sampling rate
000
000: fS/1 (48 kHz)
001: fS/6 (8 kHz)
010: fS/4 (12 kHz)
011: fS/3 (16 kHz)
100: fS/2 (24 kHz)
101: fS/1.5 (32 kHz)
110: fS/0.5 (96 kHz)
111: reserved
相關PDF資料
PDF描述
MCP1316T-46BE/OT IC SPRVSR SMPL RSET 4.6V SOT23-5
EBM28DTBN-S189 CONN EDGECARD 56POS R/A .156 SLD
6374110-4 C/A SM, LC TO LC 4METER
EBM28DTBH-S189 CONN EDGECARD 56POS R/A .156 SLD
VI-J0F-EZ-S CONVERTER MOD DC/DC 72V 25W
相關代理商/技術參數(shù)
參數(shù)描述
EVAL-ADAU1962AZ 制造商:Analog Devices 功能描述:EVAL BOARD FOR ADAU1962A - Boxed Product (Development Kits) 制造商:Analog Devices 功能描述:Eval Board for ADAU1962A
EVAL-ADAU1966AZ 制造商:Analog Devices 功能描述:EVAL BOARD FOR ADAU1962A - Boxed Product (Development Kits)
EVAL-ADAU1966Z 功能描述:BOARD EVAL FOR ADAU1966 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉換器 (DAC) 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-ADAU1966Z 制造商:Analog Devices 功能描述:ADAU1966, DAC, SIGMA DELTA, SPI, I2C, EV
EVAL-ADAU1978Z 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Analog-to-Digital Converter (ADC)