- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377488 > IDT88P8344BHGI (INTEGRATED DEVICE TECHNOLOGY INC) SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0 PDF資料下載
參數(shù)資料
| 型號： | IDT88P8344BHGI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0 |
| 中文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA820 |
| 封裝： | GREEN, PLASTIC, BGA-820 |
| 文件頁數(shù)： | 54/98頁 |
| 文件大?。?/td> | 601K |
| 代理商： | IDT88P8344BHGI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當(dāng)前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
54
IDT88P8344 SPI EXCHANGE 4 x SPI-3 TO SPI-4
INDUSTRIAL TEMPERATURE RANGE
APRIL 10, 2006
The primary interrupt status register (0x2C in the direct accessed space) has
read-only access. The interrupts for the primary interrupt status register must
be acknowledged by servicing the corresponding secondary interrupt status
registers.
MODULE_A
allowing an interrupt in the Module Status Register (secondary interrupt register
0x24).
0=No MODULE_A interrupt active
1=MODULE_A interrupt is active
When active, the MODULE_A field is responsible for
MODULE_B
allowing an interrupt in the module status register (secondary interrupt register
0x25).
0=No MODULE_B interrupt active
1=MODULE_B interrupt is active
When active, the MODULE_B field is responsible for
SPI-34_CAPTURE_EN
interrupt enable.
0=Disable capture interrupt
1=Enable capture interrupt
SPI-3 ingress to SPI-4 egress capture event
SPI-43_CAPTURE_EN
interrupt enable.
0=Disable capture interrupt
1=Enable capture interrupt
SPI-4 ingress to SPI-3 egress capture event
SPI-34_INSERT_EN
SPI-3 ingress to SPI-4 egress insert event interrupt
enable.
0=Disable insert interrupt
1=Enable insert interrupt
SPI-43_INSERT_EN
interrupt enable.
0=Disable insert interrupt
1=Enable insert interrupt
SPI-4 ingress to SPI-3 egress insert event
PMON_EN
0=Disable PMON interrupt
1=Enable PMON interrupt
Performance Monitor event interrupt enable.
Primary interrupt status register (0x2C in the
direct accessed space)
TABLE 44 - PRIMARY INTERRUPT STATUS REGIS-
TER (0x2C IN THE DIRECT ACCESSED SPACE)
MODULE_C
allowing an interrupt in the module status register (secondary interrupt register
0x26).
0=No MODULE_C interrupt active
1=MODULE_C interrupt is active
When active, the MODULE_C field is responsible for
MODULE_D
allowing an interrupt in the module status register (secondary interrupt register
0x27).
0=No MODULE_D interrupt active
1=MODULE_D interrupt is active
When active, the MODULE_D field is responsible for
SPI-4
When active, the SPI-4 field is responsible for allowing an interrupt
in the SPI-4 status register (secondary interrupt register 0x22).
0=No SPI-4 interrupt active
1=SPI-4 interrupt is active
SECONDARY
allowing an interrupt in the Secondary Interrupt Status Register (secondary
interrupt register 0x2D).
0=No SECONDARY interrupt active
1=SECONDARY interrupt is active
When active, the SECONDARY field is responsible for
Secondary interrupt status register (0x2D in the
direct accessed space)
TABLE 45 - SECONDARY INTERRUPT STATUS
REGISTER
(0x2D IN THE DIRECT ACCESSED SPACE)
Field
Bits
0
1
2
3
4
5
7:6
Length
1
1
1
1
1
1
2
Initial Value
0
0
0
0
0
0
0
MODULE_A
MODULE_B
MODULE_C
MODULE_D
SPI-4
SECONDARY
Reserved
Field
Bits
0
1
7:2
Length
Initial Value
0
0
0
TIME_BASE
INDIRECT_ACCESS
Reserved
1
1
6
The secondary interrupt status register (0x2D in the direct accessed space)
has read and write access.
The secondary interrupt status register has read access, and Interrupt status
fields are cleared by a mcroprocessor write cycle, where a logical one must
be written to clear the field(s) targeted.
The secondary interrupt status register is a secondary interrupt status register
and can only be active if the SECONDARY_EN field is active in the primary
interrupt enable register (Direct 0x2C).
TIME_BASE
0=No time base event
1=Time base has expired
Time base expiration interrupt indication.
INDIRECT_ACCESS
0=No indirect access event
1=Indirect access has completed
Indirect access completion interrupt indication.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDTAMB0480 | ADVANCED MEMORY BUFFER FOR FULLY BUFFERED DIMM MODULES |
| IDTCSP2510DPGI | 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER |
| IDTCSP2510DPG | SENSOR OPTICAL SLOTTED 1.0MM |
| IDTCSP2510D | 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER |
| IDTCSPT857CNL | 2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT88P8344BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT89H10T4BG2ZBBC | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBC8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
| IDT89H10T4BG2ZBBCG | 功能描述:IC PCI SW 10LANE 4PORT 324BGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:PRECISE™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT89H10T4BG2ZBBCG8 | 制造商:Integrated Device Technology Inc 功能描述:IC PCI SW 10LANE 4PORT 324BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。