Interrupt Controller
MCF5272 ColdFire Integrated Microprocessor User’s Manual, Rev. 3
7-8
Freescale Semiconductor
7.2.5
Programmable Interrupt Wakeup Register (PIWR)
The programmable interrupt wakeup register (PIWR),
Figure 7-8, is used to specify which interrupt
sources are capable of causing the CPU to wake up from low-power SLEEP or STOP modes when their
source is active. All sources are disabled on reset. Note that only the external interrupt pins INT[6:1] can
wake up the CPU from STOP mode.
If more than one interrupt source has the same interrupt priority level (IPL) programmed in the ICRs, the
interrupt controller daisy chains the interrupts with the priority order following the bit placement in the
PIWR, with INT1 having the highest priority and SWTO having the lowest priority as shown in
Figure 7-8.31
30
29
28
27
26
25
24
Field
INT1
INT2
INT3
INT4
TMR0
TMR1
TMR2
TMR3
Reset
1111_1111
R/W
23
22
21
20
19
18
17
16
Field
UART1
UART2
PLI_P
PLI_A
USB0
USB1
USB2
USB3
Reset
1111_1111
R/W
15
14
13
12
11
10
9
8
Field
USB4
USB5
USB6
USB7
DMA
ERx
ETx
ENTC
Reset
1111_1111
R/W
76
5
4
3
0
Field
QSPI
INT5
INT6
SWTO
—
Reset
1111_0000
R/W
Address
MBAR+0x038
Figure 7-8. Programmable Interrupt Wakeup Register (PIWR)
Table 7-6. PIWR Field Descriptions
Bits
Field
Description
31–4
—
0 Interrupt cannot wake up the CPU when interrupt source is active.
1 Interrupt wakes up the CPU from low-power modes.
3–0
—
Reserved, should be cleared.