![](http://datasheet.mmic.net.cn/90000/MCV18ET-I-SO_datasheet_3507496/MCV18ET-I-SO_12.png)
MCV18E
DS41399A-page 12
2009 Microchip Technology Inc.
TABLE 2-2:
SPECIAL FUNCTION REGISTER SUMMARY BANK 1
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Page
80h
INDF(1)
Addressing this location uses contents of FSR to address data memory (not a physical register)
0000 0000
81h
OPTION_REG
RBPU
INTEDG
T0CS
T0SE
PSA
PS2
PS1
PS0
1111 1111
82h
PCL(1)
Program Counter’s (PC) Least Significant Byte
0000 0000
83h
STATUS(1)
IRP(4)
RP1(4)
RP0
TO
PD
ZDC
C
0001 1xxx
84h
FSR(1)
Indirect Data Memory Address Pointer
xxxx xxxx
85h
TRISA
—
—(7)
TRISA4
TRISA3
TRISA2
TRISA1
TRISA0
---1 1111
86h
TRISB
TRISB7
TRISB6
TRISB5
TRISB4
TRISB3
TRISB2
TRISB1
TRISB0
1111 1111
87h-89h
—
Unimplemented
—
8Ah
PCLATH(1,2)
—
Write Buffer for the upper 5 bits of the Program Counter
---0 0000
8Bh
INTCON(1)
GIE
PEIE
T0IE
INTE
RBIE
T0IF
INTF
RBIF
0000 000x
8Ch
PIE1
—ADIE
—
CCP1IE
TMR2IE
TMR1IE
-0-- -000
8Dh
—
Unimplemented
—
8Eh
PCON
—
—POR
BOR
---- --qq
8Fh-91h
—
Unimplemented
—
92h
PR2
Timer2 Period Register
1111 1111
93h-9Eh
—
Unimplemented
—
9Fh
ADCON1
—
PCFG2
PCFG1
PCFG0
---- -000
Legend:
x
= unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as ‘0’, Shaded locations are unimplemented,
read as ‘0’.
Note
1:
These registers can be addressed from either bank.
2:
The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<12:8> whose contents are
transferred to the upper byte of the program counter.
3:
Other (non Power-up) Resets include: external Reset through MCLR and the Watchdog Timer Reset.
4:
The IRP and RP1 bits are reserved. Always maintain these bits clear.
5:
On any device Reset, these pins are configured as inputs.
6:
This is the value that will be in the PORT output latch.
7:
Reserved bits, do not use.