![](http://datasheet.mmic.net.cn/330000/ML60852_datasheet_16440174/ML60852_27.png)
PEDL60852-01
1
Semiconductor
ML60852
27/81
(2) 2-Layer transmission operation (“O” indicates the assert condition and “x” indicates de-assert condition)
In the case of 1
→
2
→
3
→
4
→
5a
→
6
In the case of 1
→
2
→
3
→
4
→
5b
→
6
Layer A
64 bytes
Layer B
64 bytes
Layer A
PKT
RDY
Layer B
PKT
RDY
EPn
transmit
PKT
RDY
x
x
x
INTR
1
2
3
Layer A and layer B are both empty.
The local MCU starts writing into layer A.
Writing of one packet is completed.
The data of layer A is transmitted and
the next packet is written in layer B.
When layer A has become empty after
the writing in layer B is completed.
When the writing in layer B has been
completed after layer A has become
empty.
From 5a: Layer A has become empty.
From 5b: Layer B has become full.
Transmission of layer B is also started.
x
x
x
x
x
4
x
x
5a
x
5b
x
x
x
6
x
x
7
x
x
If the EPn transmit packet ready interrupt enable bit of INTENBL1 has been asserted, the transmit FIFO is empty,
and EPn transmit packet ready bit is de-asserted, the EPn transmit packet ready interrupt is asserted. This makes
it possible to write the transmit data into the EPn transmit FIFO.
When the data of one packet is written in layer A FIFO, make the local MCU set the transmit packet ready status
(bit D1 of EPnSTAT). By setting the transmit packet ready status, it becomes possible to transmit data to the
host. At this time, since layer B is still empty, the
INTR
pin maintains the asserted condition, thereby indicating
that the next packet data can be written. In this case, although bit D1 of EPnSTAT remains in the '0' condition,
the ML60852 recognizes that transmission is possible from layer A and starts transmission when an IN token is
received from the host.
It is possible for the local MCU to write the next packet of transmit data in the layer B FIFO while the data in
layer A is being transmitted over the USB bus.
When the writing of the data to be transmitted in layer B has been completed, the local MCU sets the transmit
packet ready bit, and the
INTR
pin becomes de-asserted at this time if the transmission of layer A data has not
been completed (that is, the ACK message is received from the host and the transmit packet ready bit is reset).
The local MCU cannot yet write the subsequent packet.)
If the layer A becomes empty before layer B goes into the transmit enable condition and transmission is carried
out normally, the ACK response is received from the host. The
INTR
pin remains asserted, and the local MCU
can write data into layer A FIFO after writing into layer B FIFO.
The transmission of data in layer A is continued from the state 4a, and when layer A becomes empty and the
transmission is completed normally, the ACK response is received from the host, whereupon the ML60852
asserts the
INTR
pin thereby prompting the local MCU to write data into layer A.