- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359182 > MNSC140CORE (飛思卡爾半導(dǎo)體(中國)有限公司) Quad Core 16-Bit Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | MNSC140CORE |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | Quad Core 16-Bit Digital Signal Processor |
| 中文描述： | 四核16位數(shù)字信號(hào)處理器 |
| 文件頁數(shù)： | 16/88頁 |
| 文件大小： | 983K |
| 代理商： | MNSC140CORE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
MSC8122 Technical Data, Rev. 13
1-6
Freescale Semiconductor
Signals/Connections
HD46
D46
ETHTXD0
Input/ Output
Input/ Output
Output
Host Data Bus 46
Bit 46 of the DSI data bus.
System Bus Data 46
For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives
valid data on this bus.
Ethernet Transmit Data 0
In MII and RMII modes, bit 0 of the Ethernet transmit data.
HD47
D47
ETHTXD1
Input/ Output
Input/ Output
Output
Host Data Bus 47
Bit 47 of the DSI data bus.
System Bus Data 47
For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives
valid data on this bus.
Ethernet Transmit Data 1
In MII and RMII modes, bit 1 of the Ethernet transmit data.
HD48
D48
ETHTXD2
Reserved
Input/ Output
Input/ Output
Output
Input
Host Data Bus 48
Bit 48 of the DSI data bus.
System Bus Data 48
For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives
valid data on this bus.
Ethernet Transmit Data 2
In MII mode only, bit 2 of the Ethernet transmit data.
In RMII mode, this pin is reserved and can be left unconnected.
HD49
D49
ETHTXD3
Reserved
Input/ Output
Input/ Output
Output
Input
Host Data Bus 49
Bit 49 of the DSI data bus.
System Bus Data 49
For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives
valid data on this bus.
Ethernet Transmit Data 3
In MII mode only, bit 3 of the Ethernet transmit data.
In RMII mode, this pin is reserved and can be left unconnected.
HD[50–53
]
D[50–53]
Reserved
Input/ Output
Input/ Output
Input
Host Data Bus 50–53
Bits 50–53 of the DSI data bus.
System Bus Data 50–53
For write transactions, the bus master drives valid data on this bus. For read transactions, the slave drives
valid data on this bus.
If the Ethernet port is enabled and multiplexed with the DSI/System bus, these pins are reserved and can
be left unconnected.
HD54
D54
ETHTX_EN
Input/ Output
Input/ Output
Output
Host Data Bus 54
Bit 54 of the DSI data bus.
System Bus Data 54
For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives
valid data on this bus.
Ethernet Transmit Data Enable
In MII and RMII modes, indicates that the transmit data is valid.
Table 1-5.
DSI, System Bus, Ethernet, and Interrupt Signals (Continued)
Signal Name
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MO1101A | 1.02 SINGLE DIGIT NUMERIC DISPLAY |
| MO1101C | 1.02 SINGLE DIGIT NUMERIC DISPLAY |
| MO1145C | Peripheral IC |
| MO1146C | Peripheral IC |
| XO1146C | Peripheral IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MNSC140CORE/D | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor |
| MNSCAN18541T-X | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:SERIALLY CONTROLLED ACCESS NETWORK NON-INVERTING LINE DRIVER WITH TRI-STATE OUTPUTS |
| M-NSD10 | 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging |
| M-NSD16 | 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging |
| M-NSD20 | 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。