- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359182 > MNSC140CORE (飛思卡爾半導(dǎo)體(中國)有限公司) Quad Core 16-Bit Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | MNSC140CORE |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Quad Core 16-Bit Digital Signal Processor |
| 中文描述： | 四核16位數(shù)字信號處理器 |
| 文件頁數(shù)： | 34/88頁 |
| 文件大?。?/td> | 983K |
| 代理商： | MNSC140CORE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
MSC8122 Technical Data, Rev. 13
1-24
Freescale Semiconductor
Signals/Connections
1.8 EOnCE Event and JTAG Test Access Port Signals
The MSC8122 uses two sets of debugging signals for the two types of internal debugging modules: EOnCE and the
JTAG TAP controller. Each internal SC140 core has an EOnce module, but they are all accessed externally by the
same two signals
EE0
and
EE1
. The MSC8122 supports the standard set of test access port (TAP) signals defined by
IEEE
1149.1 Standard Test Access Port and Boundary-Scan Architecture specification and described in
Table 1-9
.
1.9 Reserved Signals
ETHCRS
ETHRXD
Input
Input
Carrier Sense
In MII mode, indicates that either the transmit or receive medium is non-idle.
Ethernet Receive Data
In SMII mode, used for the Ethernet receive data.
Table 1-9.
JTAG TAP Signals
Signal Name
Type
Signal Description
EE0
Input
EOnCE Event Bit 0
Puts the internal SC140 cores into Debug mode.
EE1
Output
EOnCE Event Bit 1
Indicates that at least one on-device SC140 core is in Debug mode.
TCK
Input
Test Clock—
Synchronizes JTAG test logic.
TDI
Input
Test Data Input—
A test data serial signal for test instructions and data. TDI is sampled on the rising edge
of TCK and has an internal pull-up resistor.
TDO
Output
Test Data Output—
A test data serial signal for test instructions and data. TDO can be tri-stated. The
signal is actively driven in the shift-IR and shift-DR controller states and changes on the falling edge of
TCK.
TMS
Input
Test Mode Select—
Sequences the test controller state machine, is sampled on the rising edge of TCK,
and has an internal pull-up resistor.
TRST
Input
Test Reset—
Asynchronously initializes the test controller; must be asserted during power up.
Table 1-10.
Reserved Signals
Signal Name
Type
Signal Description
TEST
Input
Test
For manufacturing testing. You
must
connect this pin to GND.
Table 1-8.
Dedicated Ethernet Signals
Signal Name
Type
Signal Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MO1101A | 1.02 SINGLE DIGIT NUMERIC DISPLAY |
| MO1101C | 1.02 SINGLE DIGIT NUMERIC DISPLAY |
| MO1145C | Peripheral IC |
| MO1146C | Peripheral IC |
| XO1146C | Peripheral IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MNSC140CORE/D | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor |
| MNSCAN18541T-X | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:SERIALLY CONTROLLED ACCESS NETWORK NON-INVERTING LINE DRIVER WITH TRI-STATE OUTPUTS |
| M-NSD10 | 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging |
| M-NSD16 | 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging |
| M-NSD20 | 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:6 Reasons To Order Our Exciting New Cooper Bussmann Packaging |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。