- 您現(xiàn)在的位置：買賣IC網 > PDF目錄378017 > MSM7630 (OKI SEMICONDUCTOR CO., LTD.) Universal Speech Processor(通用語音處理器) PDF資料下載
參數資料
| 型號： | MSM7630 |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | Universal Speech Processor(通用語音處理器) |
| 中文描述： | 通用語音處理器（通用語音處理器） |
| 文件頁數： | 67/89頁 |
| 文件大?。?/td> | 430K |
| 代理商： | MSM7630 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當前第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁
MSM7630
Semiconductor
67/89
5.1.3 Clock Synchronized Receive Operation
1) The receive operation will begin if the MCMD’s SAEN bit is "0" (auto-enable mode disabled) and
the SCMD’s SREN bit is "1" (data receive enabled).
2) When the receive operation begins, a synchronous clock will be output from SCLK.
3) If using SIO interrupts, set SCMD’s SIEN bit to "1". If using the receive buffer full interrupt, set
SCMD’s SRXIE bit to "1".
4) The transmitting device should input the data to be transferred on RXD on the falling edge of
SCLK, LSB first. The SIO will sample RXD data on SCLK’s rising edge, shifting it into the Receive
Shift Register.
5) When the eighth bit of data has been received, the receive shift register’s data is transferred to SIB.
However, it will not be transferred to SIB if an overrun error occurs.
6) After data has transferred from the receive shift register to the receive buffer SIB, SIST will change
from "0" to "1", indicating that there is valid data in the receive buffer SIB. If SCMD’s SRXI bit and
SIEN bit are both "1" at this time, an interrupt request to the CPU will be generated.
7) To continue receiving data, read the SIB data after SIS becomes "1", and then write "0" to SIST.
8) To end the receive operation, write "0" to SCMD’s SREN bit. At the time "0" is written to SREN,
data currently being received will be transferred to SIB and the receive operation will end.
9) When SSTS’s SIST bit is "1" and the SIO enters the state in which data is ready to be transferred
from the receive shift register to the receive buffer, the SIO will assume that an overrun error
(receipt of further data before the value of the receive buffer SIB is read) has occurred. SSTS’s SOVE
bit will then be set to "1". In this case the receive shift register value will not be transferred to the
receive buffer SIB. If SCMD’s SERIE bit and SIEN bit are "1", then SSTS's SERI bit will be set to "1"
and an interrupt request to the CPU will be generated. To release the interrupt, write "0" to SSTS’s
SOVE bit or to SCMD’s SERIE or SIEN bit.
5.2 Start-Stop Transfers
Start-stop transfer mode is selected by setting the SCMD (Command Register) SMOD bit to "0". In
this mode data is output LSB first from TXD, and input LSB first from RXD.
5.2.1 Start-Stop Transfer Baud Rate
B = f
16
￥
n
￥
(256–P)
where
B : baud rate
f : SCP clock frequency
n : baud rate parameter (set by SBR register’s SBRP bit)
P : baud rate adjustment value (set by SBR register’s SBRV bit)
Set SBR (Baud Rate Adjustment Register) to achieve the required baud rate.
相關PDF資料 |
PDF描述 |
|---|---|
| MSM7661B | NTSC/PAL Digital Dencoder(NTSC/PAL制式數字譯碼器) |
| MSM7661 | NTSC/PAL Digital Dencoder(NTSC/PAL制式數字譯碼器) |
| MSM7662 | NTSC/PAL Digital Video Decoder(NTSC/PAL制式數字視頻譯碼器) |
| MSM7702-01MS-K | Single Rail CODEC |
| MSM7702 | Single Rail CODEC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MSM7650 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:NTSC/PAL Digital Encoder |
| MSM7652 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:NTSC/PAL Digital Video Encoder |
| MSM7653 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:NTSC/PAL Digital Video Encoder |
| MSM7653GS-2K | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:NTSC/PAL Digital Video Encoder |
| MSM7654 | 制造商:ROHM Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。