- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383644 > MT90500 (Mitel Networks Corporation) Multi-Channel ATM AAL1 SAR PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90500 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Multi-Channel ATM AAL1 SAR |
| 中文描述： | 多通道自動(dòng)柜員機(jī)AAL1特區(qū) |
| 文件頁(yè)數(shù)： | 50/159頁(yè) |
| 文件大小： | 514K |
| 代理商： | MT90500 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)當(dāng)前第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
MT90500
50
4.3.2.2
Transmit Control Structures
Within each frame within a transmit event scheduler 8, 16, or 32 VC Pointers can be programmed. Each entry
represents a request to the hardware to generate a cell on that VC. An entry can be active or not, depending on
the T bits located in the three LSBs of the entry word. An inactive entry is skipped. An active entry either tells
the hardware to transmit the next non-CBR data cell held in the Transmit Data Cell FIFO in the external
memory, (as explained in Section 4.3.3) or to transmit a CBR cell characterized by the Transmit Control
Structure at the address pointed to by “TX_Struct_Pnt”. This latter process will be outlined in this section.
Once an active CBR VC Pointer is found in the event scheduler, the TX_SAR reads the Transmit Control
Structure (Figure 16 for CBR-AAL0 and AAL1 type cells, Figure 17 for CBR-AAL5 type cells) and may either
send a cell or not. The ‘A’ bit in the Transmit Control Structure indicates whether the structure is active (an
inactive structure will never generate a cell). When opening a VC, this three step procedure must always be
followed: first, the software must write the Transmit Control Structure into the memory and clear both the ‘A’
and ‘S’ bits in that structure; second, all events pointing to the Transmit Control Structure must be written in the
event scheduler; finally, the ‘A’ bit must be set by the software. This procedure forces the hardware to ignore all
events pointing to a Transmit Control Structure until its ‘A’ bit is set. When the ‘A’ bit is set, all scheduler events
for this VC immediately become active and the transmission process for this VC is enabled. Please refer to the
MT90500 Programmers’ Manual, for detailed information on setting up a VC for the TDM to ATM Transmit
Process.
If the Transmit Control Structure has never been updated by the hardware, the “Circ. Buf. Pnt” field must
indicate “how old” (in terms of 125
μ
s TDM frames) the first byte in the first cell should be. For instance, if a cell
contains 47 bytes, and the age of the first byte to be sent is 46, the last byte to be sent in the cell will have an
AS
GFC /
VPI(11:8)
0
7
8
15
Last Entry
First Entry
Payload Size
Current Entry
PSEL
Offset
HEC
V
V
V
V
V
V
V
V
+00
+02
+04
+06
+08
+0A
+0C
+0E
+10
+12
+14
+16
+58
+5A
+5C
+5E
A
SEQ
Special Notes:
First Entry:
indicates location of the first TX Circular Buffer Address within the
Transmit Control Structure (lower bits are always 1000).
Note difference
between first entry location in CBR-AAL5 Transmit Control Structure and
AAL1/CBR-AAL0 Transmit Control Structure.
AS:
AAL Type. “00”= CBR-AAL5 (AAL5 cells are a special case of AAL0).
PSEL:
P-Byte Selection. “0000” for CBR-AAL5.
PTI:
LSB of field must be set to ‘1’ to identify this as a CBR-AAL5 type cell.
Circ. Buf. Pnt.
VPI(7:0)
VCI(15:12)
VCI(11:0)
PTI
Minimum Structure
Size - 18 bytes
Maximum Structure
Size - 96 bytes
R S 00
C1
Figure 17 - Transmit Control Structure Format (CBR-AAL5)
TX Circular Buffer Address
(bits<20:6>)
TX Circular Buffer Address
(bits<20:6>)
TX Circular Buffer Address
(bits<20:6>)
TX Circular Buffer Address
(bits<20:6>)
0000 0000 0000 0000
TX Circular Buffer Address
(bits<20:6>)
TX Circular Buffer Address
(bits<20:6>)
TX Circular Buffer Address
(bits<20:6>)
TX Circular Buffer Address
(bits<20:6>)
0000 0000 0000 0000
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90500AL | Multi-Channel ATM AAL1 SAR |
| MT90502 | Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備（基于通訊總線的系統(tǒng)與ATM網(wǎng)絡(luò)的接口）) |
| MT90732AP | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90732 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT90733 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90500AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Multi-Channel ATM AAL1 SAR |
| MT90500AL-ENG1 | 制造商:Mitel Networks Corporation 功能描述: |
| MT90502 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502_06 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR |
| MT90502AG | 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。