參數(shù)資料
型號(hào): MT90500AL
廠(chǎng)商: Mitel Networks Corporation
英文描述: Multi-Channel ATM AAL1 SAR
中文描述: 多通道自動(dòng)柜員機(jī)AAL1特區(qū)
文件頁(yè)數(shù): 23/159頁(yè)
文件大小: 514K
代理商: MT90500AL
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
MT90500
23
Table 6 - TDM Port Pins
Pin #
Pin Name
I/O
Type
Description
25, 23, 22, 19,
18, 17, 15, 14,
12, 11, 10, 9,
8, 6, 5, 4
ST[15:0]
I/O
TTL PU /
5V, 12mA SR
TDM data streams. Used to pass PCM (voice) bytes or other data types. In
order to enable any of these pins as outputs, the GENOE bit in the TDM
Interface Control Register (6000h) must be set, as well as the appropriate
channel bits in the Output Enable Registers.
230
CLKx2PI
I
Diff +
Differential clock signal input (+) running at twice the serial TDM data
stream frequency. This pin is used only in differential clock mode (H-MVIP)
and should be tied HIGH when not in use. For normal (non-differential)
clock mode input, use CLKx2/CLX2PO pin.
227
CLKx2NI
I
Diff -
Differential clock signal input (-) running at twice the serial TDM data
stream frequency. This pin is used only in differential clock mode (H-MVIP)
and should be grounded when not in use.
233
CLKx1
I/O
TTL PU /
5V, 12mA SR
Clockx1. This signal represents the CLKx2 signal divided by 2.
232
FSYNC
I/O
TTL PU /
5V, 12mA SR
Frame sync. Bidirectional 8 kHz reference to/from main TDM Bus.
30
IC
I
TTL PU
Internal connection (must be HIGH).
32
CORSIGA /
CLKFAIL
I/O
TTL PU /
5V, 12mA SR
CORSIGA I/O when not used by the TDM bus. Clock fail on SCSA bus.
235
CORSIGB / MC /
FNXI
I/O
TTL PU /
5V, 12mA SR
CORSIGB I/O when not used by the TDM bus. Message Channel (I/O) on
the SCSA bus. SRTS FNX Network Clock Input - this input line is required
when SRTS clock recovery mode is used.
Note:
When used for clock
recovery, this clock must be < MCLK / 3.
33
CORSIGC /
MCTX /
SRTSENA
I/O
TTL PU /
5V, 4mA SR
CORSIGC I/O when not used by the TDM bus. Message Channel Transmit
(input) toward SCSA bus from HDLC controller. This signal represents
SRTS ENA output when SRTS clock recovery mode is selected.
34
CORSIGD /
MCRX /
SRTSDATA
I/O
TTL PU /
5V, 4mA SR
CORSIGD I/O when not used by the TDM bus. Message Channel Receive
(output) from SCSA bus toward HDLC controller. This signal represents
SRTS DATA output serial line when SRTS clock recovery mode is
selected.
35
CORSIGE /
MCCLK
I/O
TTL PU /
5V, 4mA SR
CORSIGE I/O when not used by the TDM bus. Message Channel HDLC
controller clock (output) from the SCSA bus.
83
EX_8KA
I
TTL PU
An 8 kHz clock input that can be used as reference in the generation of the
REF8KCLK or SEC8K lines.
234
SEC8K
I/O
TTL PU /
5V, 12mA
Secondary alternate 8 kHz clock. Compatible with MVIP and H-MVIP
modes.
226
REF8KCLK
O
5V, 12mA SR
An 8 kHz clock generated internally. This signal is generated from one of
several internal sources which are programmed by the user. This output
can provide a reference clock to an external PLL to generate the 16.384 /
32.768 MHz required for the operation of the IC in master mode.
224
PLLCLK
I
TTL PU
16.384 / 32.768 MHz TDM clock reference from external PLL.
31
FREERUN
O
5V, 12mA SR
Active HIGH external PLL freerun indication.
236
LOCx2
O
5V, 4mA SR
Local TDM Bus Clockx2.
3
LOCx1
O
5V, 4mA SR
Local TDM Bus Clockx1.
28
LSYNC
O
5V, 4mA SR
Local TDM Bus Frame Sync.
26
LOCSTo
O
5V, 4mA SR
Local TDM Bus Serial Data Out Stream.
27
LOCSTi
I
TTL PU
Local TDM Bus Serial Data In Stream.
231
CLKx2/
CLKx2PO
I/O
TTL PU /
5V, 12mA
CLKx2 Input/Output / CLKx2 Positive Output. Normal (non-differential)
CLKx2 input in TDM Clock Slave mode. CLKx2 output (differential and non-
differential) in TDM Clock Master mode.
228
CLKx2NO
O
5V, 12mA
CLKx2 Negative Output. Differential negative output clock. (Inverse of
CLKx2PO). Used in TDM Clock Master, differential clock mode (H-MVIP);
active whenever MT90500 is TDM Clock Master. (Leave unconnected if
non-differential clock desired.)
相關(guān)PDF資料
PDF描述
MT90502 Multi-Channel AAL2 SAR(多通道 ATM AAL2分段及重組設(shè)備(基于通訊總線(xiàn)的系統(tǒng)與ATM網(wǎng)絡(luò)的接口))
MT90732AP Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT90732 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT90733 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
MT90733AP Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90500AL-ENG1 制造商:Mitel Networks Corporation 功能描述:
MT90502 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR
MT90502_06 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Multi-Channel AAL2 SAR
MT90502AG 制造商:Rochester Electronics LLC 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述:
MT90503 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:2048VC AAL1 SAR