參數(shù)資料
型號: PCI1520-EP
英文描述: Military Enhanced Plastic PC Card Controllers Data Manual
中文描述: 軍事增強塑料PC卡控制器數(shù)據(jù)手冊
文件頁數(shù): 53/125頁
文件大小: 716K
代理商: PCI1520-EP
3
25
3.8.11 Master List of PME Context Bits and Global Reset-Only Bits
If the PME enable bit (bit 8) of the power-management control/status register (PCI offset A4h, see section 4.38) is
asserted, then the assertion of PRST will not clear the following PME context bits. If the PME enable bit is not asserted,
then the PME context bits are cleared with PRST. The PME context bits are:
Bridge control register (PCI offset 3Eh): bit 6
System control register (PCI offset 80h): bits 10, 9, 8
Power-management control/status register (PCI offset A4h): bits 15, 8
ExCA power control register (ExCA offset 802h): bits 7, 5
, 4
3, 1
0 (
82365SL mode only)
ExCA interrupt and general control register (ExCA offset 803h): bits 6
5
ExCA card status change register (ExCA offset 804h): bits 11
8, 3
0
ExCA card status-change-interrupt configuration register (ExCA offset 805h): bits 3
0
CardBus socket event register (CardBus offset 00h): bits 3
0
CardBus socket mask register (CardBus offset 04h): bits 3
0
CardBus socket present state register (CardBus offset 08h): bits 13
7, 5
1
CardBus socket control register (CardBus offset 10h): bits 6
4, 2
0
Global reset places all registers in their default state regardless of the state of the PME enable bit. The GRST signal
is gated only by the SUSPEND signal. This means that assertion of SUSPEND blocks the GRST signal internally,
thus preserving all register contents. The registers cleared only by GRST are:
Status register (PCI offset 06h): bits 15
11, 8
Secondary status register (PCI offset 16h): bits 15
11, 8
Interrupt pin register (PCI offset 3Dh): bits 1,0 (function 1 only)
Subsystem vendor ID register (PCI offset 40h): bits 15
0
Subsystem ID register (PCI offset 42h): bits 15
0
PC Card 16-bit legacy mode base address register (PCI offset 44h): bits 31
1
System control register (PCI offset 80h): bits 31
29, 27
13, 11, 6
0
Multifunction routing register (PCI offset 8Ch): bits 27
0
Retry status register (PCI offset 90h): bits 7
5, 3, 1
Card control register (PCI offset 91h): bits 7
5, 2
0
Device control register (PCI offset 92h): bits 7
5, 3
0
Diagnostic register (PCI offset 93h): bits 7
0
Power management capabilities register (PCI offset A2h): bit 15
General-purpose event status register (PCI offset A8h): bits 15
14
General-purpose event enable register (PCI offset AAh): bits 15
14, 11, 8, 4
0
General-purpose output (PCI offset AEh): bits 4
0
Serial bus data (PCI offset B0h): bits 7
0
Serial bus index (PCI offset B1h): bits 7
0
Serial bus slave address register (PCI offset B2h): bits 7
0
Serial bus control and status register (PCI offset B3h): bits 7, 5
0
ExCA identification and revision register (ExCA offset 00h): bits 7
0
ExCA global control register (ExCA offset 1Eh): bits 2
0
Socket present state register (CardBus offset 08h): bit 29
Socket power management register (CardBus offset 20h): bits 25
24
相關(guān)PDF資料
PDF描述
PCI1620GHK Controller Miscellaneous - Datasheet Reference
PCI1620PDV Controller Miscellaneous - Datasheet Reference
PCI2050A 32-Bit. 66MHz. 9-Master PCI-to-PCI Bridge
PCI2050GHK BUS CONTROLLER
PCI2050PDV BUS CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCI1520GHK 功能描述:外圍驅(qū)動器與原件 - PCI PC CARD CONTROLLER RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PCI1520I 制造商:TI 制造商全稱:Texas Instruments 功能描述:PC CARD CONTROLLERS
PCI1520IGHK 功能描述:外圍驅(qū)動器與原件 - PCI PC CARD CONTROLLER RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PCI1520IGHKEP 功能描述:外圍驅(qū)動器與原件 - PCI Mil Enhance PC Card Cntrlr Data Manual RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PCI1520IPDV 功能描述:外圍驅(qū)動器與原件 - PCI PC CARD CONTROLLER RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray