
QuadFALCTM
PEF 22554 E
Register Description
Data Sheet
220
Rev. 1.2, 2006-01-26
6
Register Description
Due to the different device function is E1 and T1/J1 mode, several registers and register bits have dedicated
functions according to the selected operation mode.
To maintain easy readability this chapter is divided into separate E1 and T1/J1 sections. Please choose the correct
description according to your application (E1 or T1/J1).
Further this chapters are divided into separate control register and status register sections. The transmit parts of
the FIFOs of the three HDLC controller are included in the control register part (XFIFO(1:3)), whereas the receive
part are included in the status register part (RFIFO(1:3)), see for example XFIFO1L_T and RFIFO1L_T for the
lower bytes and for T1/J1 mode.
After reset any new functions against the QuadFALCTM V2.1 are not valid. Any new function to be used must be
enabled explicitly.
If GPC6.COMP_DIS = 0B, the behavior is the same as for QuadFALC
TM V2.1. and full software compatibility is
realized.
The higher address part of all global registers is 00H, that of the port (channel) specific ones include the channel
number 0 to 3 and is marked in the following tables with xxH. So xxH has the values 00H up to 03H.
If compatibility mode is selected, the version status register VSTR shows the same value as in QuadFALC V2.1
while the JTAG boundary scan ID is not affected by the compatibility mode selection. See Figure 98 and
The usage of register bits for configuration of the clock system (see Chapter 3.6 and Chapter 3.7) which depends
Note: “RES” in the register descriptions means reserved, not reset. If these bits are written the value must be 0B
for proper operation.
Note: In all bit fields used in the register schematics and also in the table desrciptions the most significant bit is the
left one and the least significant bit is the right one. Sometimes in the text a bit field with the name
“bitfieldname” is denoted as <bitfieldname>(MSB:LSB). For example: In register MODE_E the bit fiield MDS
constists on MDS(1:0).
Table 65
Register Usage Depending on GPC6.COMP_DIS
Functionality
Used Register Bits for
GPC6.COMP_DIS = 0B
Used Register Bits for
GPC6.COMP_DIS = 1B
RCLK source selection
GPC1.R1S
---
GPC(2:6).R(1:8)S
SEC/FSC source selection
GPC1.FSS
---
GPC2.FSS
Transmit clock frequency
selection
CMR1.STF
---
CMR6.STF
Receive reference clock
selection
CMR1.DRSS
---
CMR5.DRSS
Receive clock frequency
selection
CMR1.RS
---
CMR4.RS