
Data Sheet
137
Rev. 1.2, 2006-01-26
QuadFALC
TM
PEF 22554 E
Functional Description E1
Using CMDR.XREP = 1, the contents of XFIFO can be sent continuously. Clearing of CMDR.XREP stops the
automatic repetition of transmission. This function is also available for HDLC frames, so no flag generation, CRC
byte generation and bit stuffing is necessary. Example: After an MSU has been sent repetitively and XREP has
been cleared, FISUs are sent automatically.
Whether a repetitive transmission is currently ongoing can be monitored in SIS.XREP. During a repetitive
transmission a write operation to CMDR with CMDR.XREP = 1
B will not interrupt the repetitive transmission.
4.3.3
S
a-Bit Access in Receive Direction (E1)
The QuadFALC
TM supports the S
a-bit signaling of time slot 0 of every other frame as follows:
The access through register RSW
The access through registers RSA(8:4), capable of storing the information for a complete multiframe
The access through the up to 128 byte (user) deep receive FIFO of the signaling controller of HDLC channel
1. This S
a-bit access gives the opportunity to receive a transparent bit stream as well as HDLC frames where
the signaling controller automatically processes the HDLC protocol. Any combination of S
a-bits which shall be
extracted and stored in the RFIFO is selected by XC0.SA(8:4). The access to the RFIFO is supported by
ISR0.RME/RPF.
4.3.4
S
a-Bit Access in Transmit Direction (E1)
The QuadFALC
TM supports the S
a-bit signaling of time slot 0 of every other frame as follows:
The access through register XSW
The access through registers XSA(8:4), capable of storing the information for a complete multiframe
The access through the up to 128 byte (user) deep XFIFO of the signaling controller (HDLC channel 1 only)
This S
a-bit access gives the opportunity to transparent a bit stream as well as HDLC frames where the signaling
controller automatically processes the HDLC protocol. Any combination of S
a-bits which shall be inserted in the
outgoing data stream can be selected by XC0.SA(8:4).
4.3.5
Channel Associated Signaling CAS (E1)
The channel associated signaling (CAS) information is carried on the line in time slot 16 (TS16). CAS operation
mode of the QuadFALC
TM is enabled in E1 mode by setting of register bit XSP.CASEN. Two basic modes can be
select for receive and transmit direction independent from another:.
Serial CAS: If RSIG is configured on one of the receive multifunction ports RPA, RPB or RPC (see
CAS information is also stored in registers RS(16:1) aligned to the CAS multiframe boundary. If XSIG is
configured on one of the multifunction ports XPA or XPB, the transmitted CAS information is taken from XSIG
automatically and the information in the registers XS(16:1) is ignored, see Chapter 4.3.5.2 Parallel CAS: If RSIG is not configured on one of the multifunction ports RPA, RPB or RPC, the received CAS
information is stored in registers RS(16:1) aligned to the CAS multiframe boundary, see Chapter 4.3.5.3. If
XSIG is not configured on one of the multifunction ports XPA or XPB, the transmitted CAS information is taken
4.3.5.1
Serial Receive CAS (E1)
The complete received CAS multiframe is output on pin RSIG. The signaling data is clocked with the working clock
of the receive highway (SCLKR) together with the receive synchronization pulse (SYPR), see Chapter 4.6. Data
Table 35
FISU Transmission
CCR5.AFX
CMDR2.XFISUI
Kind of FISU transmission
0
No transmission
1
x
Continuous
01
Only one