
S/UNI-ATLAS-3200 Telecom Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1990553, Issue 4
192
Timeout_To_UP
When the Timeout_To_UP bit is logic 1, then cells from the BCIF which are discarded, either
because they timed out (See the Backward Cell Interface Pacing and Head of Line Blocking
Register) or because their PHY was declared to be inoperative (See the Inoperative PHY
Declaration Period and Indications Register) will be routed to the microprocessor so they can
be reinserted later. When Timeout_To_UP is logic 0, these cells will simply be dropped.
Cell_Info_to_OCIF
If this bit is logic 1, then the Microprocessor Cell Info Field described in Section 10.17.5
replaces the two Prepend/Postpends of cells sent to the Output Cell Interface. This Cell Info
word permits a device interpreting the cell to determine the cell’s source, PHYID, its VC
Record Address, what type of cell it is, and certain information about its connection.
Cell_Info_to_OCIF supercedes prepend/postpend translation (XPREPO). Note that cells
inserted at the microprocessor with PROC_CELL set low, or cells received on PHYs with
PROCESS_PHY set to logic 0 will not be processed, and thus Cell_Info_to_OCIF will not
affect them.
SRAM_Even_Parity
If this bit is logic 1, the S/UNI-ATLAS-3200 generates and checks even parity for the SRAM.
If 0 the S/UNI-ATLAS-3200 generates and checks odd parity.
Inact_On_DRAM_Err
When this bit is logic 1, then if a DRAM CRC-10 violations is detected on any VC
connection, that connection will be treated as inactive until its DRAM_CRC_Err bit is written
back to logic 0. This ensures that an errored connection cannot route cells spuriously. All
cells which experience DRAM CRC errors will, in any case, be discarded.
Search_Verify_En:
The Search Verify Enable bit controls whether or not the secondary search key is used as part
of the cell confirmation step.
If this bit is set to logic 1 then, after the VC search is complete, the Secondary search key
extracted from the cell is compared to the VPI, VCI, and FieldB fields of the VC Table. Cells
that fail this comparison will be dropped, and optionally routed to the microprocessor. Cells
which terminate on an F4 connection will not have the VCI compared, and cells that
terminate on UNI connections will not have the 4 MSBs of the VPI compared (they form the
GFC field in a UNI).