
S/UNI-ATLAS-3200 Telecom Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1990553, Issue 4
68
The S/UNI-ATLAS-3200 output interface must behave as the Rx PHY-layer on the POS-PHY
bus. As the PHY-layer, it controls the flow of information to the Link-layer. It does so by
selecting the channel for transfer on the data bus, RPP_DAT. Channel selection is performed in a
weighted round-robin fashion controlled by a software-configurable calendar. The calendar is
programmed via the RxPhy block’s Calendar Address and Data Register, and is described in
Section 10.1.7. When a PHY queue is serviced, it is permitted to transfer one ATM cell or POS-
PHY packet, or an amount of data equal to the Burst Size for that PHY, whichever is less. The
RxPhy block, assisted by the Output SDQ block (see below) performs the above functions. Its
configuration registers may be found in Section 11.9.
10.1.4 Egress Mode with POS_PHY Level 3 Signaling
In this configuration, the S/UNI-ATLAS-3200 receives traffic from a traffic manager, and
transmits traffic to a PHY. This traffic consists of variable-length packets, transferred using POS-
PHY Level 3 signaling.
Figure 8 POS-PHY Level 3 Egress Interface
CELL FLOW
S
CPU Interface
Microprocessor Interface
U
U
U
U
U
U
U
U
U
JTAG
JTAG Interface
T
T
T
T
T
X
H
SCI-PHY
Interface
S
SCI-PHY
Interface
Backward Output Cell
Interface
B
B
B
B
B
B
Backward Input Cell
Interface
B
B
B
B
B
B
U
Packet Bypass
SDQ
Ingress Input:
UL3 master or
POS PHY link
layer interface
Egress Input:
UL3 slave or
POS PHY phy
layer interface
Interface
Ingress Output:
UL3 slave or
POS PHY phy
layer interface
Egress Output:
UL3 master or
POS PHY link
layer interface
Interface
TPP_SX
TPP_PTPA
TPP_DAT[31:0]
TPP_MOD[1:0]
TPP_PAR
TPP_SOP
TPP_EOP
TPP_ERR
TPP_CLK
TPP_ENB
TPP_STPA
TPP_ADDR[5:0]
TLP_CLK
TLP_ENB
TLP_DAT[31:0]
TLP_MOD[1:0]
TLP_PAR
TLP_SOP
TLP_EOP
TLP_ERR
TLP_SX
TLP_STPA
TLP_ADDR[5:0]
TLP_PTPA
packets
packets
cells
cells
A
Connection Table
(Embedded
DRAM)
Cell Processor
Policing, OAM,
Statistics,
Translation
Input
Microprocessor
Cell Interface
(IMCIF)
Output
Microprocessor
Cell Interface
(OMCIF)
S
S
S
S
S
S
SRAM Interface
S
S