
S/UNI-ATLAS-3200 Telecom Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-1990553, Issue 4
378
12.1
Test Mode 0 Details
In test mode 0, the S/UNI-ATLAS-3200 allows the logic levels on the device inputs to be read
through the microprocessor interface and allows the device outputs to be forced to either logic
level through the microprocessor interface.
To enable test mode 0, the Master Configuration and Reset register is set to 02H, and the
PMCTST bit in the Master Test register is set to logic one. The following addresses must be
written with 00H as well: 821H, 831H, 839H, 841H, 849H, 851H, 901H, A01H, A21H, A41H,
A61H, A81H, AA1H, AC1H. In addition, the following addresses must be written with 10H:
040H, 048H, 050H. Clock edges must be provided on inputs SYSCLK, XCLK, BI_CLK,
BO_CLK, ICLK, and OCLK when these clocks are not being tested.
Reading the following address locations returns the values being driven on the indicated device
inputs:
Table 45 Test Mode 0 Read Map
Addr
Bits[x:y] (31:24)
Bits[x:y] (23:16)
Bits[x:y] (15:8)
Bits[x:y] (7:0)
830H
bi_dat[15:8] (15:8)
bi_dat[7:0] (7:0)
832H
bi_soc (0), bi_par (1),
bi_rclav_twrenb (4)
840H
bo_rdenb (2)
90FH
spar[7:0] (7:0)
910H
sdat[31:24] (31:24)
sdat[23:16] (23:16)
sdat[15:8] (15:8)
sdat[7:0] (7:0)
911H
sdat[63:56] (31:24)
sdat[55:48] (23:16)
sdat[47:40] (15:8)
sdat[39:32] (7:0)
A03H
icif_err (8), icif_eop(9),
icif_mod[1:0] (11:10),
icif_sx (12),
icif_soc_sop (13),
icif_ctrl (15)
icif_par (7)
A04H
icif_dat[15:8] (15:8)
icif_dat[7:0] (7:0)
A05H
icif_dat[31:24] (15:8)
icif_dat[23:16] (7:0)
A24H
icif_err (8), icif_eop
(9), icif_mod[1:0]
(11:10), icif_sx (12),
icif_soc_sop (13),
icif_ctrl (0),
icif_addr[5:0] (6:1),
icif_par (7)
A25H
icif_dat[15:8] (15:8)
icif_dat[7:0] (7:0)
A26H
icif_dat[31:24] (15:8)
icif_dat[23:16] (7:0)
A64H
ocif_enb_stpa (0),
ocif_addr[5:0] (6:1)
A83H
ocif_enb_stpa (1),
ocif_clav_ptpa (2)
Note: [x:y] are chip pin designations while (a:b) are the corresponding register bits.