參數(shù)資料
型號(hào)： SAA6750
廠商： NXP Semiconductors N.V.
英文描述： Encoder for MPEG2 image recording EMPIRE
中文描述： 為MPEG2編碼器帝國(guó)的形象記錄
文件頁(yè)數(shù)： 15/60頁(yè)
文件大?。?/td> 217K
代理商： SAA6750
2000 May 03
15
Philips Semiconductors
Product specification
Encoder for MPEG2 image recording
(EMPIRE)
SAA6750H
7.2.3
D
ESCRIPTION OF OPERATING MODES
Depending on the reset processing and the setting of the
I
2
C-bus control bits E_ST and E_SP (see Tables 22
and 23) the SAA6750H can be set to different operating
modes. Purpose and behaviour are described in Table 1.
After an external reset pulse at RESETN, the init mode will
be active because control bits E_ST and E_SP are set to
LOW.
7.2.4
P
IN BEHAVIOUR
The behaviour of I/O and output pins is depending on the
operation mode of the SAA6750H. In reset mode the pins
are forced to a certain behaviour even if no clock VCLK is
available. Reset mode overrules all other internal pin
settings. During soft reset mode all output and I/O pins that
could create driver conflicts with other devices are forced
to 3-state or input mode. The internal reset is active during
a period of 7562 clock cycles after reset mode and soft
reset mode. The status of pins is determined by the reset
behaviour of the internal modules. The internal reset
behaviour applies also for the init mode because init mode
always follows internal reset.
In operation mode the status of the pins is depending on
the function of the SAA6750H.
Table 1
SAA6750H operating modes
MODE
ACTIVATED BY
DESCRIPTION
RESETN E_ST E_SP
Reset mode
0
X
X
In reset mode all I/O and output pins are forced to a defined state with
RESETN = LOW (refer to Table 2). After VCLK is available, also the
internal reset becomes active, which puts the internal modules in reset
state. The I
2
C-bus control register is cleared in this mode. After setting
RESETN back to HIGH, the internal reset will remain active for 7562
clock cycles. The DRAM initialization sequence will run during this time
(see Section 7.10.3.2).
In init mode the device initialization via the I
2
C-bus has to be performed.
The external DRAM is not refreshed. See Table 2 for behaviour of pins
during init mode. This mode will be active after external reset due to reset
of E_ST and E_SP.
Remark: Do not switch from operating mode to init mode directly. Always
use the soft reset or reset mode as intermediate step.
Activates the internal synchronous reset. All internal modules except the
I
2
C-bus control register are in reset mode. This mode allows e.g.
operation of a second device SAA6750H. Therefore output and I/O pins
are in input or 3-state mode (see Table 2). The external DRAM will not be
refreshed. After setting E_SP back to LOW, the internal reset will remain
active for 7562 clock cycles. The DRAM initialization sequence will run
during this time (see Section 7.10.3.2).
Normal operating.
Internal use only.
Init mode
1
0
0
Soft reset mode
1
0
1
Operating mode
1
1
1
1
0
1
相關(guān)PDF資料
PDF描述
SAA6750H Encoder for MPEG2 image recording EMPIRE
SAA6752HS MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer
SAA7102 Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:12; Connector Shell Size:28; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight
SAA7102E Digital video encoder
SAA7102H Digital video encoder
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA6750H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Encoder for MPEG2 image recording EMPIRE
SAA6752HS 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer
SAA6752HS/V103 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer
SAA6752HS/V103,557 功能描述:IC AUD/VID ENCODER MPEG 208-SQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
SAA6752HS/V104 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*