- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372112 > SAA6750 (NXP Semiconductors N.V.) Encoder for MPEG2 image recording EMPIRE PDF資料下載
參數(shù)資料
| 型號： | SAA6750 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Encoder for MPEG2 image recording EMPIRE |
| 中文描述： | 為MPEG2編碼器帝國的形象記錄 |
| 文件頁數(shù)： | 29/60頁 |
| 文件大?。?/td> | 217K |
| 代理商： | SAA6750 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
2000 May 03
29
Philips Semiconductors
Product specification
Encoder for MPEG2 image recording
(EMPIRE)
SAA6750H
7.6.3.2
Interface definition
The data output interface uses in total 23 pins. Pins AD0 to AD15 carry data and address information. 7 pins are
reserved for control purposes. Partly, the functionality of these pins changes with the selected address or protocol mode
(see Tables 13 and 14).
Table 13
List of pins data output port
Table 14
Protocol mode depending pins
PIN NAME
PIN TYPE
DESCRIPTION
AD0 to AD15
input/output
internal address decoding: multiplexed address/data bus; external address decoding:
non-multiplexed data bus
protocol mode depending functionality; see Table 14
internal address decoding: not used; connect to HIGH; external address decoding:
data output port select input
protocol mode depending functionality; see Table 14
protocol mode depending functionality; see Table 14
select protocol mode: LOW is Motorola-style protocol mode (must be set to logic 0);
HIGH is reserved mode
LOW indicates that the fullness of the output buffer is below the programmable lower
watermark value; see Table 22
LOW indicates that the fullness of the output buffer is higher than the programmable
higher watermark value; see Table 22
AS_ALE
CSN
input
input
DS_RDN
DTACK_RDY
I_MN
input
output
input
LRQN
output
URQN
output
PIN NAME
MOTOROLA-STYLE PROTOCOL MODE
RESERVED MODE
AS_ALE
DS_RDN
DTACK_RDY
AS
DS
DTACK
address strobe
data strobe
data transfer acknowledge
ALE
RDN
RDY
reserved
reserved
reserved
7.6.3.3
Status reporting data output buffer
The data output port of the SAA6750H provides
information about the status of the internal 4 Mbit output
buffer. Two signals that are available via
pins LRQN and URQN are related to internal buffer
watermarks. The external host may use this information to
control the data stream in a way that highest rates are
possible without out-of-data or buffer-overflow situations.
The watermark levels are programmable via the I
2
C-bus
(see Table 22).
The lower watermark reporting may be used by the host to
prevent out-of-data situations. The fullness of the data
output buffer is monitored. If the current value is below the
thresholdprogrammedincontrolword‘BS_BUFFERlower
level’ in the I
2
C-bus control register, the signal LRQN goes
to LOW. The host may use this information to stop
requesting data. Value ‘BS_BUFFER lower level’ has a
range of 0 to 63. If the value is set to 0, LRQN will not be
activated. The threshold can be selected in 64-bit steps.
The upper watermark reporting may be used by the host to
prevent data overflow of the output buffer of the
SAA6750H. The fullness of the data output buffer located
in the external DRAM is monitored. If the current value is
two times or more than two times the value programmed in
bytes ‘BS_BUFFER upper level’ in the I
2
C-bus control
register, the signal URQN goes to LOW. The host may use
this information to start requesting data. If it does not, an
internal buffer overflow may result in loss of data.
Value ‘BS_BUFFER upper level’ has a valid range of
1 to 32752. The threshold can be selected in 128-bit
steps. The maximum watermark value equals 4 Mbit.
During reset mode, ‘BS_BUFFER lower level’ and
‘BS_BUFFER upper level’ are set to logic 0. The I
2
C-bus
control register values BS_BUFFER should be initialized
with the desired values before starting operating mode.
If ‘BS_ BUFFER lower level’ has a value greater than 0,
LRQN will be LOW as long as no valid data is available.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA6750H | Encoder for MPEG2 image recording EMPIRE |
| SAA6752HS | MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA7102 | Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:12; Connector Shell Size:28; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight |
| SAA7102E | Digital video encoder |
| SAA7102H | Digital video encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA6750H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Encoder for MPEG2 image recording EMPIRE |
| SAA6752HS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA6752HS/V103 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA6752HS/V103,557 | 功能描述:IC AUD/VID ENCODER MPEG 208-SQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| SAA6752HS/V104 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
發(fā)布緊急采購，3分鐘左右您將得到回復。