參數(shù)資料
型號： T7121-PL2
英文描述： T7121 HDLC Interface for ISDN
中文描述： T7121的HDLC接口用于ISDN
文件頁數(shù)： 25/68頁
文件大?。?/td> 685K
代理商： T7121-PL2
Lucent Technologies Inc.
25
Data Sheet
April 1997
T7121 HDLC Interface for ISDN (HIFI-64)
Functional Description
(continued)
Programming Note:
The match bit (MATCH) affects both the transmitter and the receiver. Care should be taken to
correctly program both the transmit idle character and the receive match character before setting MATCH. If the
transmit idle character is programmed to FF hex, the MATCH bit appears to affect only the receiver.
The operation of the receiver in transparent mode is summarized in Table 5.
Diagnostic Modes
Loopbacks
The serial link interface can operate in two diagnostic loopback modes: (1) local loopback and (2) remote loopback.
The local loopback mode is selected when the LLOOP bit is set to 1 in the operation control register (R6—B1). The
remote loopback is selected when the RLOOP bit is set to 1 in the operation control register (R6—B0). For normal
traffic, i.e., to operate the transmitter and receiver independently, the LLOOP bit and the RLOOP bit should both be
cleared to 0. Loopbacks are available in both TDM highway and non-TDM highway modes. Do not simultaneously
attempt local and remote loopbacks.
Either DRA or DRB can be used for receive data, based on the value of the DRA/B bit in register 8 (R8—B7). DXA
or DXB or both can be selected for transmit data, depending on the values programmed for the DXAC and DXBC
bits in register 7 (R7—B6 and R7—B7).
Table 5. Receiver Operation in Transparent Mode
HWYEN
(R0—B7)
0
ALOCT
(AR11—B4)
X
MATCH
(AR11—B5)
0
Receiver Operation
Serial-to-parallel conversion begins with first CLKR after
ENR is set. Data loaded to receive FIFO immediately.
Match user-defined character (AR12) using sliding window.
Byte aligns once character is recognized. No data to
receive FIFO until match is detected.
Match user-defined character (AR12), but only on octet
boundary. Boundary based on first CLKR after ENR set. No
data to receive FIFO until match is detected.
Byte aligns to time slot. No match necessary. Data loaded
to receive FIFO immediately.
Match user-defined character (AR12) using sliding window.
Byte aligns once character is recognized. No data to
receive FIFO until match is detected.
Match user-defined character (AR12) to byte received in
time slot. No data to receive FIFO until match is detected.
0
0
1
0
1
1
1
X
0
1
0
1
1
1
1
相關(guān)PDF資料
PDF描述
T7121 HDLC Interface for ISDN (HIFI-64)(應(yīng)用于ISDN的HDLC（高階數(shù)據(jù)鏈路）接口)
T7502 T7502 Dual PCM Codec with Filters
T7503 T7503 Dual PCM Codec with Filters
T7504 T7504 and T75504 Quad PCM Codecs with Filters
T7507 T7507 Quad PCM Codec with Filters, Termination Impedance, and Hybrid Balance
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T7122 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIANGULAR TYPE
T7-122A1 功能描述:撥動開關(guān) ON NONE OFF 1 Pole Low-Level Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點電鍍: 照明:
T7-122B1 功能描述:撥動開關(guān) ON NONE ON 1 Pole Low-Level Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點電鍍: 照明:
T7-122D1 制造商:OTTO 功能描述:Toggle Switches (ON) NONE ON 1 Pole Low-Level Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle (ON) None ON SPDT Bat Toggle Screw 16A 115VAC 28VDC Panel Mount with Threads
T7-122E1 制造商:OTTO 功能描述:Toggle Switches (ON) OFF (ON) 1 Pole Low-Level Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle (ON) OFF (ON) SPDT Bat Toggle Screw 16A 115VAC 28VDC Panel Mount with Threads
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*