- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371179 > T7121-PL2 T7121 HDLC Interface for ISDN PDF資料下載
參數(shù)資料
| 型號(hào)： | T7121-PL2 |
| 英文描述： | T7121 HDLC Interface for ISDN |
| 中文描述： | T7121的HDLC接口用于ISDN |
| 文件頁(yè)數(shù)： | 5/68頁(yè) |
| 文件大?。?/td> | 685K |
| 代理商： | T7121-PL2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
Lucent Technologies Inc.
5
Data Sheet
April 1997
T7121 HDLC Interface for ISDN (HIFI-64)
Pin Information
(continued)
Table 2. Pin Descriptions
Pin
1
Symbol
ALE
Type
I
Name/Function
A high-to-low transition on this pin latches the register
address on pins AD3—AD0. ALE should be held high in the demultiplexed (sep-
arate address/data) mode. ALE latches the address regardless of the state of
CS
.
Address/Data Bus.
The data bus direction is controlled by the logic states of
the
CS
,
RD
, and
WR
pins. Microprocessors using a multiplexed bus supply
address information during read or write cycles on AD6, AD3—AD0 synchro-
nized to the ALE signal. During read cycles, data is available to the micropro-
cessor on AD7—AD0. During write cycles, data is supplied by the
microprocessor on these lines. When
CS
placed in a high-impedance state (3-state). AD0 is the least significant
address/data bit.
Address Latch Enable.
2—5,
7—10
AD0—AD7
I/O
is not active, the AD7—AD0 pins are
Block move is available in MUXed address and data mode by setting the BM bit
in register 0 (R0—B3) to 1 and holding AD6 high during the address cycle of the
ALE. All writes then go directly to the transmit FIFO, and all reads address the
receive FIFO. Normal ALE mode addressing is accomplished by holding AD6
low during the ALE address cycle. Block move can be disabled by clearing the
BM bit to 0.
Ground.
Write (Active-Low).
This signal controls when data is written to the registers.
When
CS
and
WR
are low, valid data is supplied on lines AD7—AD0 by the
microprocessor. The chip latches the data on the rising edge of
Read (Active-Low).
This signal is used to read data from the registers. When
CS
and
WR
are low, the chip makes the requested data available on lines AD7—
AD0 to be read by the microprocessor.
Chip Select (Active-Low).
This signal must be low for the internal registers to
be read or written.
Interrupt.
An interrupt signal is generated when any of the interrupting condi-
tions are true. The interrupt signal remains active until the microprocessor reads
the interrupt status register (R15) if DINT (R0—B0) = 0, or until the condition
causing the interrupt is alleviated if DINT = 1. Interrupts can be masked by
appropriately setting the corresponding interrupt enable bits in the interrupt
mask register (R14). The polarity of the interrupt signal output is controlled by
the IPOL bit in register 0 (R0—B1). This pin is
Reset.
A high on this pin resets the device and forces a high-impedance
(3-state) condition on all outputs. All register bits are forced to their reset values.
(See Register section for more details.) A reset must be performed upon pow-
erup. A full chip reset occurs with or without a clock input.
Frame Synchronization.
This signal marks the beginning of a TDM highway
frame. The polarity of the input pulse can be adjusted via the FSPOL bit in regis-
ter 0 (R0—B6). Individual time slots are assigned relative to the detection of FS
by the use of registers 7—11. When HWYEN (R0—B7) is 0, the input to this pin
is ignored.
6, 22
11
V
WR
SS
—
I
WR
.
12
RD
I
13
CS
I
14
INT
O
not
an open-drain output.
15
RESET
I
16
FS
I
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7121 | HDLC Interface for ISDN (HIFI-64)(應(yīng)用于ISDN的HDLC（高階數(shù)據(jù)鏈路）接口) |
| T7502 | T7502 Dual PCM Codec with Filters |
| T7503 | T7503 Dual PCM Codec with Filters |
| T7504 | T7504 and T75504 Quad PCM Codecs with Filters |
| T7507 | T7507 Quad PCM Codec with Filters, Termination Impedance, and Hybrid Balance |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7122 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:TRIANGULAR TYPE |
| T7-122A1 | 功能描述:撥動(dòng)開(kāi)關(guān) ON NONE OFF 1 Pole Low-Level Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開(kāi)關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類(lèi)型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
| T7-122B1 | 功能描述:撥動(dòng)開(kāi)關(guān) ON NONE ON 1 Pole Low-Level Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開(kāi)關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類(lèi)型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
| T7-122D1 | 制造商:OTTO 功能描述:Toggle Switches (ON) NONE ON 1 Pole Low-Level Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle (ON) None ON SPDT Bat Toggle Screw 16A 115VAC 28VDC Panel Mount with Threads |
| T7-122E1 | 制造商:OTTO 功能描述:Toggle Switches (ON) OFF (ON) 1 Pole Low-Level Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle (ON) OFF (ON) SPDT Bat Toggle Screw 16A 115VAC 28VDC Panel Mount with Threads |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。