參數(shù)資料
型號(hào): 30046-23
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類(lèi): 微控制器/微處理器
英文描述: Low Power Integrated x86-Compatible 32-Bit Geode GXLV Processor(低功耗集成兼容X86的32位 Geode GXLV技術(shù)處理器)
中文描述: 32-BIT, 200 MHz, MICROPROCESSOR, CPGA320
封裝: SPGA-320
文件頁(yè)數(shù): 104/247頁(yè)
文件大?。?/td> 4379K
代理商: 30046-23
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)當(dāng)前第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)
www.national.com
104
Revision 1.2
Integrated Functions (
Continued
)
G
4.2.5
The Internal Bus Interface Unit maps 100h bytes starting
at GX_BASE+8000h. However only 16 bytes (four 32-bit
registers) are defined. Refer to Section 4.1.2
Control
Registers
on page 99 for instructions on accessing these
registers.
Internal Bus Interface Unit Registers
Table 4-8 summarizes the four 32-bit registers contained
in the Internal Bus Interface Unit and Table 4-9 gives the
register/bit formats.
Table 4-8. Internal Bus Interface Unit Register Summary
GX_BASE+
Memory Offset
Type
Name/Function
Default
Value
8000h-8003h
R/W
BC_DRAM_TOP
Top of DRAM
Contains the highest available address of system memory not
including the memory that is set aside for graphics memory, which corresponds to
1 GB of memory. The largest possible value for the register is 3FFFFFFFh.
BC_XMAP_1
Memory X-Bus Map Register 1 (A and B Region Control)
Contains the region
control of the A and B regions and the SMI controls required for VGA emulation.
PCI access to internal registers and the A20M function are also controlled by this
register.
BC_XMAP_2
Memory X-Bus Map Register 2 (C and D Region Control)
Contains region con-
trol fields for eight regions in the address range C0h through DCh.
BC_XMAP_3
Memory X-Bus Map Register 3 (E and F Region Control)
Contains the region
control fields for memory regions in the address range E0h through FCh.
3FFFFFFFh
8004h-8007h
R/W
00000000h
8008h-800Bh
R/W
00000000h
800Ch-800Fh
R/W
00000000h
Table 4-9. Internal Bus Interface Unit Registers
Bit
Name
Description
GX_BASE+8000h-8003h
BC_DRAM_TOP Register (R/W)
Default Value = 3FFFFFFFh
31:28
27:17
RSVD
TOP OF
DRAM
Reserved:
Set to 0.
Top of DRAM:
000h = Minimum top or 0001FFFFh (128 KB).
7FFh = Maximum top or 0FFFFFFFh (256 MB).
Reserved:
Set to 1.
16:0
RSVD
GX_BASE+8004h-8007h
BC_XMAP_1 Register (R/W)
Default Value = 00000000h
31:29
28
RSVD
GEB8
Reserved:
Set to 0.
Graphics Enable for B8 Region:
Allow memory R/W operations for address range B8000h to BFFFFh
be directed to the graphics pipeline: 0 = Disable; 1 = Enable. If enabled, the GEB8 region is always non-
cacheable. In the region control field (B8) the cache enable bit (bit 2) is ignored.
(Used for VGA emulation.)
B8 Region:
Region control field for address range B8000h to BFFFFh.
Note:
Refer to Table 4-10 on page 106 for decode.
Reserved:
Set to 0.
PCI Register Access Enable:
Allow PCI Slave to access internal registers on the X-Bus:
0 = Disable; 1 = Enable.
Address Bit 20 Mask:
Address bit 20 is always forced to a zero except for SMI accesses:
0 = Disable; 1 = Enable.
Graphics Enable for B0 Region:
Allow memory R/W operations for address range B8000h to BFFFFh
be directed to the graphics pipeline: 0 = Disable; 1 = Enable. If enabled, the GEB0 region is always non-
cacheable. In the region control field (B0) the cache enable bit (bit 2) is ignored.
(Used for VGA emulation.)
B0 Region:
Region control field for address range B0000h to B7FFFh.
Note:
Refer to Table 4-10 on page 106 for decode.
SMID:
All I/O accesses for address range 3D0h to 3DFh generate an SMI: 0 = Disable; 1 = Enable.
(Used for VGA virtualization.)
27:24
B8
23
22
RSVD
PRAE
21
A20M
20
GEB0
19:16
B0
15
SMID
相關(guān)PDF資料
PDF描述
300471U Radial, -55dotc, long life wsitching-power
300CNQ SCHOTTKY RECTIFIER
300CNQ035 SCHOTTKY RECTIFIER
300CNQ040 SCHOTTKY RECTIFIER
300CNQ045 SCHOTTKY RECTIFIER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
30046-46L 制造商:LENOX 功能描述:HOLE SAW BI-METAL 73MM
300-466A 制造商:LG Corporation 功能描述:CABINET ASSYCMT-9325
300-466B 制造商:LG Corporation 功能描述:CABINET ASSYCMT-9324
300-466K 制造商:LG Corporation 功能描述:CABINET ASSYCMT-9322
300-466R 制造商:LG Corporation 功能描述:FRONT CABINET