參數(shù)資料
型號(hào): 38D5
廠商: Renesas Technology Corp.
英文描述: SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
中文描述: 單芯片8位CMOS微機(jī)
文件頁數(shù): 38/141頁
文件大?。?/td> 2027K
代理商: 38D5
Rev.3.01
REJ03B0158-0301
Aug 08, 2007
Page 38 of 134
38D5 Group
Frequency Divider For Timer
Each timer X and timer Y have the frequency dividers for the
count source. The count source of the frequency divider is
switched to X
IN
, X
CIN
, or the on-chip oscillator OCO divided by
4 in the on-chip oscillator mode by the CPU mode register. The
division ratio of each timer can be controlled by each timer
division ratio selection bit. The division ratio can be selected
from as follows;
1/1, 1/2, 1/16, 1/256 of f(X
IN
), f(X
CIN
) or f(OCO)/4.
Switch the frequency division or count source* while the timer
count is stopped.
*This also applies when the frequency divider output is selected
as the timer count source and the count source is switched in
conjunction with a transition between operating modes (on-
chip oscillator mode, XIN mode, or low-speed mode). Be
careful when changing settings in the CPU mode register.
Timer X
The count source for timer X can be set using the timer X mode
register. X
CIN
may be selected as the count source. If X
CIN
is
selected, count operation is possible regardless of whether or not
the X
IN
input oscillator or the on-chip oscillator is operating.
The timer X operates as down-count. When the timer contents
reach “0000
16
”, an underflow occurs at the next count pulse and
the timer latch contents are reloaded. After that, the timer
continues countdown. When the timer underflows, the interrupt
request bit corresponding to the timer X is set to “1”.
Six operating modes can be selected for timer X by the timer X
mode register and timer X control register.
(1) Timer Mode
The count source can be selected by setting the timer X mode
register. In this mode, timer X operates as the 18-bit counter by
setting the timer X register (extension).
(2) Pulse Output Mode
Pulses of which polarity is inverted each time the timer
underflows are output from the T
XOUT1
pin. Except for that, this
mode operates just as in the timer mode.
When using this mode, set the port sharing the T
XOUT1
pin to
output mode.
(3) IGBT Output Mode
After dummy output from the T
XOUT1
pin, count starts with the
INT
0
pin input as a trigger. In the case that the timer X output 1
active edge switch bit is “0”, when the trigger is detected or the
timer X underflows, “H” is output from the T
XOUT1
pin. And
then, when the count value corresponds with the compare
register 1 value, the T
XOUT1
output becomes “L”.
After noise is cleared by noise filters, judging continuous 4-time
same levels with sampling clocks to be signals, the INT
0
signal
can use 4 types of delay time by a delay circuit.
When using this mode, set the port sharing the INT
0
pin to input
mode and set the port sharing the pin used as T
XOUT1
or T
XOUT2
function to output mode.
When the timer X output control bit 1 or 2 of the timer X control
register is set to “1”, the timer X count stop bit is fixed to “1”
forcibly by the interrupt signal of INT
1
or INT
2
. And then, the
T
XOUT1
output and T
XOUT2
output can be set to “L” forcibly at
the same time that the timer X stops counting.
Do not write “1” to the timer X register (extension) when using
the IGBT output mode.
(4) PWM Mode
IGBT dummy output, an external trigger with the INT
0
pin and
output control with pins INT
1
and INT
2
are not used. Except for
those, this mode operates just as in the IGBT output mode.
The period of PWM waveform is specified by the timer X set
value. In the case that the timer X output 1 active edge switch bit
is “0”, the “H” interval is specified by the compare register 1 set
value. In the case that the timer X output 2 active edge switch bit
is “0”, the “H” interval is specified by the compare registers 2
and 3 set values.
When using this mode, set the port sharing the pin used as
T
XOUT1
or T
XOUT2
function to output mode.
Do not write “1” to the timer X register (extension) when using
the PWM mode.
(5) Event Counter Mode
The timer counts signals input through the CNTR
0
pin. In this
mode, timer X operates as the 18-bit counter by setting the timer
X register (extension). When using this mode, set the port
sharing the CNTR
0
pin to input mode.
In this mode, the window control can be performed by the timer
1 underflow. When the bit 5 (data for control of event counter
window) of the timer X mode register is set to “1”, counting is
stopped at the next timer 1 underflow. When the bit is set to “0”,
counting is restarted at the next timer 1 underflow.
(6) Pulse Width Measurement Mode
In this mode, the count source is the output of frequency divider
for timer. In this mode, timer X operates as the 18-bit counter by
setting the timer X register (extension). When the bit 6 of the
CNTR
0
active edge switch bits is “0”, counting is executed
during the “H” interval of CNTR
0
pin input. When the bit is “1”,
counting is executed during the “L” interval of CNTR
0
pin input.
When using this mode, set the port sharing the CNTR
0
pin to
input mode.
Also, set to enable (“0”) the data for control of event counter
window (bit 5 of timer X mode register (address 002D
16
)).
相關(guān)PDF資料
PDF描述
38F1222 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
TA5M STECKER DIN MINI 5POL
70B5031 KUPPLUNG DIN MINI 5POL
39-26-3050 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
390KD05JX 11 to 460 Volts Varistor 0.7 to 29 Joule
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
38D5_07 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Standard Characteristics Example
38D5_08 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
38D511G015FE6AD 制造商:Sprague/Vishay 功能描述:AL015X751
38D5-FMV 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Standard Characteristics (Flash Memory Version)
38DDP11B11M1QT 功能描述:SWITCH PUSH DPDT,O-N-O,N,SL,LF , 制造商:grayhill inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1