參數(shù)資料
型號(hào)： 78Q8430-ARM9-EVM
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 22/88頁(yè)
文件大小： 0K
描述： EVALUATION MODULE 78Q8430 ARM9
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 1
系列： *
DS_8430_001
78Q8430 Data Sheet
Rev. 1.2
29
If small packets are a problem, then the Mode setting of 10b can be used. In this mode, the QDR bit for
the QUE is set only when there is an EOF in the QUE, or in other words, the QUE contains at least one
entire frame. In this mode, TX FIFO under-runs are not possible since the QUE will not begin to transmit
until it contains the entire frame. The draw-back to this mode is with very large frames. If a frame is too
large to fit into the QUE all at one time then it will never begin transmitting and the QUE will be stalled.
If both small and large packets are to be handled then a Mode setting of 11b should be used. In this
mode, the QDR bit for the QUE is set anytime there is an EOF in the QUE or the number of BLOCKs in
the QUE is above the threshold. In this way, large packets can preload a fixed number of BLOCKs while
small packets are guaranteed to transmit.
To facilitate the handling of very large packets by a fast host, an interrupt that is tied to the QSR
Threshold is provided. To make use of this, the host sets the Threshold field based on the interrupt
latency. The host then preloads the QUE with some number of BLOCKs. As soon as the total number of
blocks left in the QUE falls below the Threshold, an interrupt is generated. In response to the interrupt
the host writes more data to the QUE to put the number back above the threshold. The host can then go
on to other tasks until the next interrupt. This cycle is repeated until the frame is completed.
6.3.3
DMA Slave Mode Access
Reading or writing large amounts of data into and out of a single QUE involves accessing the same RDR
or TDR register repeatedly. A DMA Slave Mode is implemented to facilitate this activity and reduce
overhead on the host side. While in DMA Slave Mode, the address bus on the host interface is ignored
and all access is assumed to be to the programmed address until DMA mode is terminated. In this way
the host can use a DMA engine or block transfer facility to write or read QUE data without regard to the
addresses generated.
DMA Slave Mode is controlled by the DMA Register (DMA) at address 0x100.
To read data from a QUE using DMA Slave Mode, the host writes the address of the RDR for the desired
QUE into bits nine through zero and sets bit 17, the Read Mode bit, in the DMA register at address
0x100. The host then starts the DMA transfer and all read access to the host interface will go to the
programmed RDR address. When the DMA transfer is complete, the DMA Mode is terminated by writing
a zero to bit 17 of the DMA Register (DMA).
To write data to a QUE using DMA Slave Mode, the host writes the address of the TDR for the desired
QUE into bits nine through zero and sets bit 16, the Write Mode bit, in the DMA Register. The host then
starts the DMA transfer and all write access to the host interface will go to the programmed TDR address.
When the DMA transfer is complete, reading the cleared Write Mode bit from the DMA Register
terminates the DMA Mode.
DMA Slave Mode does not have any effect on other operations of the interface such that, for example,
the ENDIAN settings, STDR settings, etc. are all in effect during a DMA Mode transfer. During a DMA
mode transfer, the actual register address of the host bus access is ignored. This means that using DMA
Slave Mode to transfer data out of order is not supported. Data words must always be written to a
transmit QUE in the desired transmit order and are always read from a receive QUE in received order.
6.4
Snoop Mode Access
The Snoop Interface provides a means by which QUE data can be inspected and modified in situ, leaving
the state of the QUE unchanged. The Snoop Interface works by presenting the contents of a specific
BLOCK of QUE memory at the SNOOP address space 0x300-0x3FF. The Snoop Control Register
(SNCR) is used to set which BLOCK of QUE memory is mapped into the SNOOP address space.
For example, an application that wishes to inspect or modify the contents of the first frame in the receive
QUE, QUE0, first reads the value of the FIRST BLOCK in QUE0 from its QFLR Register (QFLR). The
pointer to the FIRST BLOCK in QUE0 is then written to the SNCR register. Now that the SNCR Register
has programmed the SNOOP interface to point to the FIRST BLOCK for QUE0, accessing registers in the
address space from 0x300 to 0x3FF will be directly accessing the data for the first frame contained in
QUE0.
相關(guān)PDF資料
PDF描述
VE-24T-EY-S CONVERTER MOD DC/DC 6.5V 50W
M1YXK-2640K IDC CABLE - MPD26K/MC26F/X
382LX392M200N082 CAP ALUM 3900UF 200V 20% SNAP
M3DEK-2606R IDC CABLE - MKR26K/MC26M/MCE26K
ECM30DCBD-S189 CONN EDGECARD 60POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
78Q8430EBST#DB 功能描述:以太網(wǎng)開(kāi)發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類(lèi)型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類(lèi)型:RMII 工作電源電壓:
78Q8430STEM#DB 功能描述:以太網(wǎng)開(kāi)發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類(lèi)型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類(lèi)型:RMII 工作電源電壓:
78-R3 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
78-R4 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
78RB02 功能描述:SWITCH 2 POS DIP RECESSED UNSLD RoHS:否 類(lèi)別:開(kāi)關(guān) >> DIP 系列:78 特色產(chǎn)品:RDM Series Rotary DIP Switch 標(biāo)準(zhǔn)包裝:70 系列:RDM 電路:十六進(jìn)制 位置數(shù):16 觸點(diǎn)額定電壓:0.1A @ 42VDC 觸動(dòng)器類(lèi)型:用于工具旋轉(zhuǎn) 觸動(dòng)器電平:凹槽式 安裝類(lèi)型:通孔 方向:頂部觸動(dòng) 可清洗:是 其它名稱(chēng):EG4977-5RDMAR16PIT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*