- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄16169 > 78Q8430-ARM9-EVM (Maxim Integrated Products)EVALUATION MODULE 78Q8430 ARM9 PDF資料下載
參數(shù)資料
| 型號(hào)： | 78Q8430-ARM9-EVM |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 43/88頁(yè) |
| 文件大小： | 0K |
| 描述： | EVALUATION MODULE 78Q8430 ARM9 |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)當(dāng)前第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)
78Q8430 Data Sheet
DS_8430_001
48
Rev. 1.2
6.11.1.5 Signal Quality Error
In 10 Mbps mode, the MAC checks for a “heartbeat” at the end of a transmitted packet. This is a short
Collision signal within the first 40 bit times after end of transmission. Signal Quality Error sets the No
Heart Beat bit in the Transmit Packet Status Register (TPSR).
6.11.1.6 Deferral
In half duplex mode, during any attempt to send a packet, the MAC may have to defer the transmission
because of a pre-occupied network. This is not an error, but is used as a network activity indicator, but
only when collisions do not occur. Deferral sets the Deferral bit of the Transmit Packet Status Register
6.11.1.7 Excessive Deferral
In half duplex operation, the MAC will defer transmission of frames when there is network activity. If the
deferral time is longer than two maximum sized frame times (2.4288 ms for 10-Mbps operation or 0.24288
ms for 100-Mbps operation) then the Excessive Deferral bit of the Transmit Packet Status Register
(TPSR) is set. If the Tx Enable bit of the MCR Register (MCR) is clear, then the transmission is aborted.
Excessive deferral indicates a possible network problem.
6.11.2 MAC Receive Errors
6.11.2.1 Alignment Error
At the end of reception, the MAC receive block checks that the incoming packet has been correctly
framed on an 8-bit boundary. If it is not and the CRC is invalid, data has been disrupted through the
network and the MAC receive block reports an alignment error. A CRC error is also reported. The
Dangling Byte bit and the CRC bit are set in the Receive Packet Status Register (RPSR).
6.11.2.2 CRC Error
At the end of reception, the MAC receive block checks the CRC for validity and reports a CRC error if it is
invalid.
6.11.2.3 Overflow Error
During reception, incoming data is put into the MAC receive FIFO before it is transferred to the QUE
receive controller. If the MAC receive FIFO fills up because of excessive system latency or other
reasons, the MAC receive block sets the Overflow Error of the Receive Packet Status Register (RPSR)
and the remaining frame is dropped.
6.11.2.4 Length Error
The MAC receive block checks the length of the incoming packet at the end of reception based on the
value of the Len/Type field of the frame. If the length is specified in the Len/Type field and the frame is
longer than the maximum frame size of 1518 bytes, (1522 for VLAN tagged packets), the MAC receive
block reports a length error, unless long frame mode is enabled. The MAC will also flag as an error a
MAC control frame that is not exactly 64 bytes in length.
6.11.2.5 MII Error
The PHY informs the MAC if it detects a media error (such as coding violation) by asserting RX_ER.
When the PHY asserts RX_ER, the MAC sets the MII error bit in the Receive Packet Status Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-24T-EY-S | CONVERTER MOD DC/DC 6.5V 50W |
| M1YXK-2640K | IDC CABLE - MPD26K/MC26F/X |
| 382LX392M200N082 | CAP ALUM 3900UF 200V 20% SNAP |
| M3DEK-2606R | IDC CABLE - MKR26K/MC26M/MCE26K |
| ECM30DCBD-S189 | CONN EDGECARD 60POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 78Q8430EBST#DB | 功能描述:以太網(wǎng)開(kāi)發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類(lèi)型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類(lèi)型:RMII 工作電源電壓: |
| 78Q8430STEM#DB | 功能描述:以太網(wǎng)開(kāi)發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類(lèi)型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類(lèi)型:RMII 工作電源電壓: |
| 78-R3 | 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| 78-R4 | 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| 78RB02 | 功能描述:SWITCH 2 POS DIP RECESSED UNSLD RoHS:否 類(lèi)別:開(kāi)關(guān) >> DIP 系列:78 特色產(chǎn)品:RDM Series Rotary DIP Switch 標(biāo)準(zhǔn)包裝:70 系列:RDM 電路:十六進(jìn)制 位置數(shù):16 觸點(diǎn)額定電壓:0.1A @ 42VDC 觸動(dòng)器類(lèi)型:用于工具旋轉(zhuǎn) 觸動(dòng)器電平:凹槽式 安裝類(lèi)型:通孔 方向:頂部觸動(dòng) 可清洗:是 其它名稱(chēng):EG4977-5RDMAR16PIT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。