- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16169 > 78Q8430-ARM9-EVM (Maxim Integrated Products)EVALUATION MODULE 78Q8430 ARM9 PDF資料下載
參數(shù)資料
| 型號： | 78Q8430-ARM9-EVM |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 47/88頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVALUATION MODULE 78Q8430 ARM9 |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
DS_8430_001
78Q8430 Data Sheet
Rev. 1.2
51
6.12.9 Auto-Negotiation
The 78Q8430 PHY supports the auto-negotiation functions of Clause 28 of IEEE-802.3. This function can
be controlled via register settings. The auto-negotiation function defaults to on and bit MR0[12],
ANEGEN, is high after reset. Software can disable the auto-negotiation function by writing to bit MR0[12].
The contents of register MR4 are sent to the PHY’s link partner during auto-negotiation, coded in fast link
pulses. Bits MR4.8:5 reflect the state of the TECH[2:0] bits after reset. If TECH[2:0] = 111b, then all 4
bits are high. If TECH[2:0] = 001b, then only bit 5 is high. After reset, software can change any of these
bits from a 1 to a 0.
With auto-negotiation enabled, the 78Q8430 PHY will start sending fast link pulses at power on, loss of
link or a command to restart. At the same time, it will look for either 10BASE-T idle, 100BASE-TX idle or
fast link pulses from its link partner. If either idle pattern is detected, the 78Q8430 PHY configures itself
in half- duplex mode at the appropriate speed. If it detects fast link pulses, it decodes and analyzes the
link code transmitted by the link partner. When three identical link code words are received (ignoring the
acknowledge bit), the link code word is stored in register 5. Upon receiving three more identical link code
words, with the acknowledge bit set, the 78Q8430 PHY configures itself to the highest priority technology
common to the two link partners. The technology priorities are, in descending order:
100BASE-TX, Full Duplex.
100BASE-TX, Half Duplex.
10BASE-T, Full Duplex.
10BASE-T, Half Duplex.
Once auto-negotiation is complete, register bits MR18[11:10] will reflect the actual speed and duplex that
was chosen. If auto-negotiation fails to establish a link for any reason, register bit MR18[12] will reflect
this and auto negotiation will restart from the beginning. Writing a one to bit MR0[9], RANEG, will also
cause auto negotiation to restart.
6.12.10
LED Indicators
Two LED pins can be used to indicate various states of operation of the 78Q8430 PHY. The default
configuration uses LED0 to indicate the link is up and LED1 to indicate either RX or TX activity. LED0
and LED1 may be redefined via MR23. There is no direct hardware for controlling the MAC from the PHY
LED status, therefore software drivers must obtain the DUPLEX and SPEED parameters from the PHY
register MR18[11:10] and configure the MAC accordingly.
6.12.11
PHY Interrupts
The 78Q8430 PHY has an Interrupt signal that is asserted whenever any of the eight interrupt bits of
MR17[7:0] are set. The PHY bit in the Host Interrupt Register (HIR) is set to indicate and interrupt from
the PHY. Individual PHY interrupt conditions can be enabled via MR17, bits 15:8, the PHY Interrupt
Enable bits. PHY interrupt bits are cleared when MR17 is read.
6.12.12
Internal Clock PLL
When the internal clock mode is selected by the CLKMODE pin, the 100 MHz system clock is provided by
a PLL inside the PHY. This PLL multiplies the frequency of the 25 MHz PLL crystal oscillator up to the
100 MHz needed to run the system clock.
When the PHY is powered down, the PLL used to generate the internal system clock is also powered
down and ceases to function. For this reason, the internal PHY should never be powered down when the
internal system clock is selected by the CLKMODE pin.
There is no external visibility for the system clock when the internal clock mode is selected. The GBI
interface must therefore always be used in asynchronous bus mode when the internal clock mode is
used.
相關PDF資料 |
PDF描述 |
|---|---|
| VE-24T-EY-S | CONVERTER MOD DC/DC 6.5V 50W |
| M1YXK-2640K | IDC CABLE - MPD26K/MC26F/X |
| 382LX392M200N082 | CAP ALUM 3900UF 200V 20% SNAP |
| M3DEK-2606R | IDC CABLE - MKR26K/MC26M/MCE26K |
| ECM30DCBD-S189 | CONN EDGECARD 60POS R/A .156 SLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 78Q8430EBST#DB | 功能描述:以太網(wǎng)開發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| 78Q8430STEM#DB | 功能描述:以太網(wǎng)開發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| 78-R3 | 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件狀態(tài):在售 標準包裝:1 |
| 78-R4 | 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件狀態(tài):在售 標準包裝:1 |
| 78RB02 | 功能描述:SWITCH 2 POS DIP RECESSED UNSLD RoHS:否 類別:開關 >> DIP 系列:78 特色產(chǎn)品:RDM Series Rotary DIP Switch 標準包裝:70 系列:RDM 電路:十六進制 位置數(shù):16 觸點額定電壓:0.1A @ 42VDC 觸動器類型:用于工具旋轉 觸動器電平:凹槽式 安裝類型:通孔 方向:頂部觸動 可清洗:是 其它名稱:EG4977-5RDMAR16PIT |
發(fā)布緊急采購，3分鐘左右您將得到回復。