- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16169 > 78Q8430-ARM9-EVM (Maxim Integrated Products)EVALUATION MODULE 78Q8430 ARM9 PDF資料下載
參數(shù)資料
| 型號： | 78Q8430-ARM9-EVM |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 39/88頁 |
| 文件大小： | 0K |
| 描述： | EVALUATION MODULE 78Q8430 ARM9 |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
78Q8430 Data Sheet
DS_8430_001
44
Rev. 1.2
6.8
Timers
The Timers block implements several timers used within the system. Watermarking for main memory is
also handled in this block as it relates to the PAUSE operation.
6.8.1
PAUSE Timer
The PAUSE timer is used to implement the MAC Control PAUSE operation described in Annex 31B of
IEEE STD 802.3-2002. It consists of a 16-bit counter that determines the duration of the pause state.
The host can also trigger a local pause state via the Start Pause bit of the PDCR.
6.8.2
HNR Timer
The Host Not Responding timer is used to notify remote nodes that have requested a Wake-On-LAN that
the local host is not responding to the request. The host, knowing about how long it should take to wake,
sets the value for how long to wait after a wake request for the host to clear the interrupt before a timeout
triggers the transmission of a Host Not Responding packet. This value is set in the Host Not Responding
The host can determine the wake status by reading the Power Management Control and Status Register
(PMCSR). The default state is clear.
The HNR counter is decremented on every system clock that it has a non-zero value.
6.8.3
Interrupt Delay Timer
The Interrupt Delay Timer is used to delay the received data interrupt to the host. The host determines
how long the delay should be by writing a value to the Interrupt Delay Count Register (IDCR).
As noted above, the interrupt timer is using MAC receive byte times as its unit of time. The value written
to the IDCR can therefore be thought of as the maximum number of bytes that could possibly be received
between the time the first data was added to the QUE and when the received data interrupt is actually
triggered.
6.9
EEPROM Controller
The PROM controller provides logic for reading and writing an optional external EEPROM or ROM device.
The external devices supported are the MicroChip 93LC46B and the National NM93C46. Timing
compatible devices, smaller devices and read-only equivalent devices are also supported.
The basic sequences of events in accessing an external EEPROM or serial ROM are:
System software reads the busy bit to ensure the EEPROM controller is not busy.
On a write, the data should be written into the data register before setting the control register.
Software writes the address and the read/write flag and sets the busy bit.
The controller completes the operation and clears the busy bit.
On a read, when system software detects the busy bit is cleared, it can read the data register.
6.10 Ethernet MAC
The MAC consists of a transmit block, a receive block, a control register, a flow control block and a serial
controller for station management communications to the PHY and the optional external EEPROM/ROM.
The MAC also has a loop back circuit.
6.10.1 MAC Transmit Block
The MAC transmit block moves the outgoing data from the MAC transmit FIFO, encapsulates it and
passes it on to the MII interface logic in the PHY. The transmit block has circuits for generating preamble
and jam bytes, pad bytes, the CRC value and error extension. The transmit block also has a timer for the
back-off delay after a collision and a timer for the inter-packet gap after transmission.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-24T-EY-S | CONVERTER MOD DC/DC 6.5V 50W |
| M1YXK-2640K | IDC CABLE - MPD26K/MC26F/X |
| 382LX392M200N082 | CAP ALUM 3900UF 200V 20% SNAP |
| M3DEK-2606R | IDC CABLE - MKR26K/MC26M/MCE26K |
| ECM30DCBD-S189 | CONN EDGECARD 60POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 78Q8430EBST#DB | 功能描述:以太網(wǎng)開發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| 78Q8430STEM#DB | 功能描述:以太網(wǎng)開發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| 78-R3 | 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件狀態(tài):在售 標準包裝:1 |
| 78-R4 | 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件狀態(tài):在售 標準包裝:1 |
| 78RB02 | 功能描述:SWITCH 2 POS DIP RECESSED UNSLD RoHS:否 類別:開關(guān) >> DIP 系列:78 特色產(chǎn)品:RDM Series Rotary DIP Switch 標準包裝:70 系列:RDM 電路:十六進制 位置數(shù):16 觸點額定電壓:0.1A @ 42VDC 觸動器類型:用于工具旋轉(zhuǎn) 觸動器電平:凹槽式 安裝類型:通孔 方向:頂部觸動 可清洗:是 其它名稱:EG4977-5RDMAR16PIT |
發(fā)布緊急采購，3分鐘左右您將得到回復。