- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378210 > 80546KF (Intel Corp.) 64-bit Intel Xeon Processor MP with up to 8MB L3 Cache PDF資料下載
參數(shù)資料
| 型號： | 80546KF |
| 廠商： | Intel Corp. |
| 英文描述： | 64-bit Intel Xeon Processor MP with up to 8MB L3 Cache |
| 中文描述： | 64位Intel Xeon處理器MP的高達8MB三級高速緩存 |
| 文件頁數(shù)： | 93/138頁 |
| 文件大?。?/td> | 2666K |
| 代理商： | 80546KF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁當前第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁
64-bit Intel
Xeon Processor MP with up to 8MB L3 Cache Datasheet
93
Signal Definitions
RS[2:0]#
I
RS[2:0]# (Response Status) are driven by the response agent (the agent
responsible for completion of the current transaction), and must connect to the
appropriate pins of all processor front side bus agents.
RSP#
I
RSP# (Response Parity) is driven by the response agent (the agent
responsible for completion of the current transaction) during assertion of
RS[2:0]#, the signals for which RSP# provides parity protection. It must
connect to the appropriate pins of all processor front side bus agents.
A correct parity signal is electrically high if an even number of covered signals
are electrically low and electrically low if an odd number of covered signals are
electrically low. If RS[2:0]# are all electrically high, RSP# is also electrically
high, since this indicates it is not being driven by any agent guaranteeing
correct parity.
SKTOCC#
O
SKTOCC# (Socket occupied) will be pulled to ground by the processor to
indicate that the processor is present. There is no connection to the processor
silicon for this signal.
SLEW_CTRL
I
SLEW_CTRL must be terminated to V
on the baseboard using precision
resistors. This input configures the slew rate of the AGTL+ drivers. Refer to
Table 2-19
for implementation details.
SM_ALERT#
O
SM_ALERT# (SMBus Alert) is an asynchronous interrupt line associated with
the SMBus Thermal Sensor device. It is an open-drain output and the
processor includes a 10k
pull-up resistor to SM_VCC for this signal. For more
information on the usage of the SM_ALERT# pin, see
Section 8.4.7
.
SM_CLK
I/O
The SM_CLK (SMBus Clock) signal is an input clock to the system
management logic which is required for operation of the system management
features of the processor. This clock is driven by the SMBus controller and is
asynchronous to other clocks in the processor.The processor includes a 10 k
pull-up resistor to SM_VCC for this signal.
SM_DAT
I/O
The SM_DAT (SMBus Data) signal is the data signal for the SMBus. This signal
provides the single-bit mechanism for transferring data between SMBus
devices. The processor includes a 10k
pull-up resistor to SM_VCC for this
signal.
SM_EP_A[2:0]
I
The SM_EP_A (EEPROM Select Address) pins are decoded on the SMBus in
conjunction with the upper address bits in order to maintain unique addresses
on the SMBus in a system with multiple processors. To set an SM_EP_A line
high, a pull-up resistor should be used that is no larger than 1 k
.
The
processor includes a 10 k
pull-down resistor to V
SS
for each of these signals.
For more information on the usage of these pins, see
Section 8.4.8
.
SM_TS_A[1:0]
I
The SM_TS_A (Thermal Sensor Select Address) pins are decoded on the
SMBus in conjunction with the upper address bits in order to maintain unique
addresses on the SMBus in a system with multiple processors.
The device’s addressing, as implemented, includes a Hi-Z state for both
address pins. The use of the Hi-Z state is achieved by leaving the input floating
(unconnected).
For more information on the usage of these pins, see
Section 8.4.8
.
SM_VCC
I
SM_VCC provides power to the SMBus components on the processor
package.
SM_WP
I
WP (Write Protect) can be used to write protect the Scratch EEPROM. The
Scratch EEPROM is write-protected when this input is pulled high to SM_VCC.
The processor includes a 10 k
pull-down resistor to V
SS
for this signal.
Table 6-1. Signal Definitions (Sheet 7 of 9)
Name
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8085AH | 8 BIT HMOS MICROPROCESSORS |
| 8085AH-1 | 8 BIT HMOS MICROPROCESSORS |
| 8085AH-2 | 8 BIT HMOS MICROPROCESSORS |
| 8087 | MATH COPROCESSOR |
| 8087-1 | Circular Connector; MIL SPEC:MIL-DTL-38999 Series III; Body Material:Metal; Series:TV06; No. of Contacts:61; Connector Shell Size:25; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 80546KG3200FA | 制造商:undefined 功能描述: |
| 805470 | 制造商:Phoenix Contact 功能描述:Labels Individual Label Polyester White 8x20mm |
| 80-5470-001 | 制造商:Applied Engineering Products (AEP) 功能描述:13"CBL W/CON ON BOTH ENDS - PLUG, R/A PUSHON - Bulk |
| 80547001 | 功能描述:MOTOR 82540 250RPM 220-230V 50/6 制造商:crouzet 系列:* 零件狀態(tài):在售 標準包裝:6 |
| 80547002 | 功能描述:MOTOR 82540 375RPM 220-230V 50HZ 制造商:crouzet 系列:* 零件狀態(tài):在售 標準包裝:6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。