- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373891 > AD6636CBCZ1 (Analog Devices, Inc.) 150 MSPS Wideband Digital Down-Converter (DDC) PDF資料下載
參數(shù)資料
| 型號： | AD6636CBCZ1 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 數(shù)字上／下變頻 |
| 英文描述： | 150 MSPS Wideband Digital Down-Converter (DDC) |
| 中文描述： | 150MSPS的寬帶數(shù)字下變頻器（DDC） |
| 文件頁數(shù)： | 34/72頁 |
| 文件大?。?/td> | 1629K |
| 代理商： | AD6636CBCZ1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
AD6636
Maximum Number of Taps Calculated
The output rate of the DRCF filter is given by
Rev. 0 | Page 34 of 72
DRCF
MRCF
M
DRCF
f
f
=
where:
f
MRCF
is the data rate out of the MRCF filter and into the DRCF
filter.
M
DRCF
is the decimation rate in the DRCF filter.
The DRCF filter consists of two multipliers (one each for the
I and Q paths). Each multiplier, working at the high speed clock
rate (PLL clock), can do one multiply (or one tap) per high
speed clock cycle. Therefore, the maximum number of filter
taps that can be calculated (symmetrical or asymmetrical filter)
is given by
1
=
DRCF
PLLCLK
f
f
ceil
Taps
of
Number
Maximum
where:
f
PLLCLK
is the high speed internal processing clock generated by
the PLL clock multiplier.
f
DRCF
is the output rate of the DRCF filter calculated above.
Programming DRCF Registers for an Asymmetrical Filter
To program the DRCF registers for an asymmetrical filter:
1.
Write
NTAPS
– 1 in the DRCF taps register, where
NTAPS
is the number of filter taps. The absolute maximum value
for
NTAPS
is 64 in asymmetrical filter mode.
2.
Write 0 for the DRCF coefficient offset register.
3.
Write 0 for the symmetrical filter bit in the DRCF control
register.
4.
Write the start address for the coefficient RAM, typically
equal to the coefficient offset register in the DRCF start
address register.
5.
In the DRCF stop address register, write the stop address
for the coefficient RAM, typically equal to the following:
Coefficient Offset
+
NTAPS
1
6.
Write all coefficients in reverse order (start with last
coefficient) to the DRCF coefficient memory register. If in
8-bit microport mode or serial port mode, write the lower
byte of the memory register first and then the higher byte.
7.
After each write access to the DRCF coefficient memory
register, the internal RAM address is incremented starting
with the start address and ending with the stop address.
Note that each write or read access increments the internal
RAM address. Therefore, all coefficients should be read first
before reading them back. Also, for debugging purposes, each
RAM address can be written individually by making the start
address and stop addresses the same. Therefore, to program one
RAM location, the user writes the address of the RAM location
to both the start and stop address registers, and then writes the
coefficient memory register.
Programming DRCF Registers for a Symmetric Filter
To program the DRCF registers for a symmetrical filter:
1.
Write
NTAPS
– 1 in the DRCF taps register, where
NTAPS
is the number of filter taps. The absolute maximum value
for
NTAPS
is 128 in symmetric filter mode.
2.
Write
ceil
(64 –
NTAPS
/2) for the DRCF coefficient offset
register, where the
ceil
function takes the closest integer
greater than or equal to the argument.
3.
Write 1 for the symmetrical filter bit in the DRCF control
register.
4.
Write the start address for the coefficient RAM, typically
equal to coefficient offset register, in the DRCF start
address register.
5.
Write the stop address for the coefficient RAM, typically
equal to ceil(
NTAPS
/2) – 1, in the DRCF stop address
register.
6.
Write all coefficients to the DRCF coefficient memory
register, starting with the middle of the filter and working
towards the end of the filter. When coefficients are
numbered 0 to
NTAPS
– 1, the middle coefficient is given
by the coefficient number ceil(
NTAPS
/2). If in 8-bit
microport mode or serial port mode, write the lower byte
of the memory register first and then the higher byte. After
each write access to the DRCF coefficient memory register,
the internal RAM address is incremented starting with the
start address and ending with stop address.
Note that each write or read access increments the internal
RAM address. Therefore, all coefficients should be read first
before reading them back. Also, for debugging purposes, each
RAM address can be written individually by making the start
and stop addresses the same. Therefore, to program one RAM
location, the user writes the address of the RAM location to
both the start and stop address registers, and then writes the
coefficient memory register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6636PCB | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD664(中文) | Monolithic 12-Bit Quad DAC(單片12位四D/A轉(zhuǎn)換器) |
| AD6640 | 12-Bit, 65 MSPS IF Sampling A/D Converter |
| AD6640AST | 12-Bit, 65 MSPS IF Sampling A/D Converter |
| AD6640PCB | 12-Bit, 65 MSPS IF Sampling A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6636PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636XBCZ | 制造商:Analog Devices 功能描述: |
| AD664 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Monolithic 12-Bit Quad DAC |
| AD6640 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 65 MSPS IF Sampling A/D Converter |
| AD6640AST | 制造商:Analog Devices 功能描述:ADC Single Pipelined 65Msps 12-bit Parallel 44-Pin LQFP 制造商:Analog Devices 功能描述:ADC SGL PIPELINED 65MSPS 12-BIT PARALLEL 44LQFP - Trays 制造商:Rochester Electronics LLC 功能描述:12-BIT 65 MSPS MONOLITHIC A/D CONVERTER - Tape and Reel 制造商:Analog Devices 功能描述:Analog-Digital Converter IC Number of Bi |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。